mx25l12845e Macronix International Co., mx25l12845e Datasheet - Page 28

no-image

mx25l12845e

Manufacturer Part Number
mx25l12845e
Description
Mx25l12845e High Performance Serial Flash Specification Preliminary
Manufacturer
Macronix International Co.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
6
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
2 890
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
6 000
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
42 907
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
mx25l12845eMI-10G
0
Company:
Part Number:
mx25l12845eMI-10G
Quantity:
6 000
Part Number:
mx25l12845eZNI-10G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
mx25l12845eZNI-10G
Quantity:
4 000
Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for cus-
tomer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP
area cannot be update any more. While it is in 4K-bit Secured OTP mode, array access is not allowed.
P/N: PM1428
Table 8. ID Definitions
(24) Enter Secured OTP (ENSO)
The ENSO instruction is for entering the additional 4K-bit Secured OTP mode. The additional 4K-bit Secured OTP
is independent from main array, which may use to store unique serial number for system identifier. After entering
the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data.
The Secured OTP data cannot be updated again once it is lock-down.
The sequence of issuing ENSO instruction is: CS# goes low→ sending ENSO instruction to enter Secured OTP
mode → CS# goes high.
Please note that WRSR/WRSCUR/WPSEL/SBLK/GBLK/SBULK/GBULK/CE/BE/SE/BE32K commands are not ac-
ceptable during the access of secure OTP region, once Security OTP is lock down, only read related commands
are valid.
(25) Exit Secured OTP (EXSO)
The EXSO instruction is for exiting the additional 4K-bit Secured OTP mode.
The sequence of issuing EXSO instruction is: CS# goes low→ sending EXSO instruction to exit Secured OTP
mode→ CS# goes high.
(26) Read Security Register (RDSCUR)
The RDSCUR instruction is for reading the value of Security Register. The Read Security Register can be read at
any time (even in program/erase/write status register/write security register condition) and continuously.
The sequence of issuing RDSCUR instruction is : CS# goes low→ send ing RDSCUR instruction → Security Regis-
ter data out on SO→ CS# goes high.
The definition of the Security Register is as below:
Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex- factory
or not. When it is "0", it indicates non- factory lock; "1" indicates factory- lock.
REMS/REMS2/REMS4/
REMS4D Command
RDID Command
RES Command
manufacturer ID
manufacturer ID
C2
C2
28
memory type
electronic ID
device ID
20
17
17
MX25L12845E
memory density
REV. 0.06, MAR. 05, 2009
18

Related parts for mx25l12845e