ch7009a ETC-unknow, ch7009a Datasheet - Page 16

no-image

ch7009a

Manufacturer Part Number
ch7009a
Description
Chrontel Ch7009 Dvi / Tv Output Device
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7009a-T
Manufacturer:
CHRONTEL
Quantity:
12
Part Number:
ch7009a-T
Manufacturer:
CHRONTEL
Quantity:
20 000
Part Number:
ch7009a-T-06
Manufacturer:
SONY
Quantity:
273
Part Number:
ch7009a-TF
Manufacturer:
NEC
Quantity:
14 180
Part Number:
ch7009a-TF
Manufacturer:
CHRONTEL
Quantity:
20 000
Part Number:
ch7009a-TRUC
Manufacturer:
GTEU
Quantity:
23
CHRONTEL
Register Control
The CH7009 is controlled via an IIC control port. The IIC bus uses only the SC clock to latch data into
registers, and does not use any internally generated clocks so that the device can be written to in all power
down modes. The device retains all register states
The CH7009 contains a total of 37 registers for user control. A listing of non-Macrovision control bits is given
below with a brief description of each.
Non-Macrovision Control Registers Map
The non-Macrovision controls are listed below, divided into four sections: general controls, input / output
controls, DVI controls, and VGA to TV controls. A register map and register description follows.
GENERAL CONTROLS
ResetIB
ResetDB
PD[7:0]
VID[7:0]
DID[7:0]
TSTP[1:0]
INPUT/OUTPUT CONTROLS
XCM
XCMD[7:0]
MCP
PCM
POUTP
POUTE
HPIE, HPIE2
HPIR
IDF[2:0]
IBS
DES
SYO
VSP
HSP
TERM[5:0]
BCOEN
BCO[2:0]
BCOP
GPIOL[1:0]
GOENB[1:0]
SYNCO[1:0]
DACG[1:0]
DACBP
XOSC[2:0]
16
Software IIC reset
Software datapath reset
Power down controls (DVIP, DVIL, , TVD, DACPD[1:0], Full, Partial)
Version ID register
Device ID register
Enable/select test pattern generation (color bar, ramp)
XCLK 1X, 2X select
Delay adjust between XCLK and D[11:0]
XCLK polarity control
P-OUT 1X, 2X select
P-OUT clock polarity
P-OUT enable
Hot plug detect interrupt enable
Hot plug detect interrupt reset
Input data format
Input buffer select
Decode embedded sync (TV-Out data only)
H/V sync direction control (for TV-Out modes only)
V sync polarity control (sync polarity to DVI links is not changed)
H sync polarity control (sync polarity to DVI links is not changed)
Termination detect/check (DVI Link, DACT3, DACT2, DACT1, DACT0, SENSE)
Enable BCO Output
Select output signal for BCO pin
BCO polarity
Read or write level for GPIO pins
Direction control for GPIO pins
Enables/selects sync output for Scart and bypass modes
DAC gain control
DAC bypass
Crystal oscillator adjustments
201-0000-035 Rev 1.1, 5/8/2000
CH7009A

Related parts for ch7009a