DS705 XILINX [Xilinx, Inc], DS705 Datasheet - Page 28

• Manufacturer Part Number: DS705
• Description: XA Spartan-3A DSP Automotive FPGA Family Data Sheet
• Manufacturer: XILINX [Xilinx, Inc]

Table 27: Test Methods for Timing Measurement at I/Os (Cont’d)
The capacitive load (C
and GND. The Output timing for all standards, as published
in the speed files and the data sheet, is always based on a
C
are used for all measurements. Any delay that the test
fixture might contribute to test measurements is subtracted
from those measurements to produce the final timing
numbers as published in the speed files and data sheet.
DS705 (v1.1) January 20, 2009
Product Specification
Notes:
1.
2.
3.
Differential
LVDS_25
LVDS_33
BLVDS_25
MINI_LVDS_25
MINI_LVDS_33
LVPECL_25
LVPECL_33
RSDS_25
RSDS_33
TMDS_33
PPDS_25
PPDS_33
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
L
value of zero. High-impedance probes (less than 1 pF)
Descriptions of the relevant symbols are as follows:
V
V
V
V
V
R
V
The load capacitance (C
According to the PCI specification.
REF
ICM
M
L
H
T
Signal Standard
T
(IOSTANDARD)
– Low-level test voltage at Input pin
– Effective termination resistance, which takes on a value of 1 MΩ when no parallel termination is required
– Termination voltage
– High-level test voltage at Input pin
– Voltage of measurement point on signal transition
– The common mode input voltage
– The reference voltage for setting the input switching threshold
R
L
) is connected between the output
L
) at the Output pin is 0 pF for all signal standards.
V
REF
1.25
1.25
0.9
0.9
1.1
0.9
0.9
0.9
0.9
1.5
1.5
-
-
-
-
-
-
-
-
-
-
-
-
(V)
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
ICM
ICM
ICM
ICM
ICM
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
ICM
ICM
ICM
ICM
ICM
ICM
ICM
V
Inputs
L
– 0.125
– 0.125
– 0.125
– 0.125
– 0.125
(V)
– 0.3
– 0.3
– 0.1
– 0.1
– 0.1
– 0.1
– 0.1
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
– 0.5
www.xilinx.com
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
ICM
ICM
ICM
ICM
ICM
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
ICM
ICM
ICM
ICM
ICM
ICM
ICM
V
Using IBIS Models to Simulate Load
Conditions in Application
IBIS models permit the most accurate prediction of timing
delays for a given application. The parameters found in the
IBIS model (V
with the parameters used in
not confuse V
H
+ 0.125
+ 0.125
+ 0.125
+ 0.125
+ 0.125
(V)
+ 0.3
+ 0.3
+ 0.1
+ 0.1
+ 0.1
+ 0.1
+ 0.1
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
+ 0.5
REF
REF
R
N/A
N/A
T
1M
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
, R
(Ω)
(the termination voltage) from the IBIS
REF
Outputs
, and V
Table 27
MEAS
V
1.25
1.25
N/A
N/A
T
1.2
1.2
1.2
1.2
1.2
1.2
3.3
0.8
0.8
0.9
0.9
1.8
0.9
0.9
0.9
0.9
1.5
1.5
0
(V)
) correspond directly
(V
T
, R
T
, and V
Inputs and
Outputs
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
M
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
REF
ICM
ICM
ICM
ICM
ICM
ICM
ICM
ICM
ICM
ICM
ICM
ICM
(V)
M
). Do
28