A25L05P AMICC [AMIC Technology], A25L05P Datasheet - Page 19

no-image

A25L05P

Manufacturer Part Number
A25L05P
Description
2Mbit / 1Mbit / 512Kbit, Low Voltage, Serial Flash Memory With 85MHz SPI Bus Interface
Manufacturer
AMICC [AMIC Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A25L05P
Manufacturer:
AMIC
Quantity:
18 000
Fast Read Dual Output (3Bh)
The Fast Read Dual Output (3Bh) instruction is similar to the
Fast_Read (0Bh) instruction except the data is output on two
pins, DO and DIO, instead of just DO. This allows data to be
transferred from the A25L20P/A25L10P/A25L05P at twice
the rate of standard SPI devices.
Similar to the Fast Read instruction, the Fast Read Dual
Output instruction can operate at the highest possible
frequency
Figure 10. FAST_READ_DUAL_OUTPUT Instruction Sequence and Data-Out Sequence
(August, 2007, Version 1.0)
of
DIO
DIO
DO
DO
S
S
C
C
f
C
(See
Note: Address bits A23 to A18 are Don’t Care, for A25L20P.
32 33 34 35 36 37 38 39
7
0 1
Address bits A23 to A17 are Don’t Care, for A25L10P.
Address bits A23 to A16 are Don’t Care, for A25L05P
6 5 4
AC
High Impedance
Dummy Byte
Characteristics).
2 3 4
Instruction
3
2
5 6
1
0
7
MSB
40 41 42 43 44 45 46 47
6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0
7 5 3 1 7 5 3
This
MSB
23 22 21
DIO switches from input to output
8
Data Out 1
9
is
24-Bit Address
10
18
accomplished by adding eight “dummy” clocks after the
24-bit address as shown in figure 10. The dummy clocks
allow the device’s internal circuits additional time for setting
up the initial address. The input data during the dummy
clocks is “don’t care”. However, the DIO pin should be
high-impedance prior to the falling edge of the first data out
clock.
3 2 1
28 29 30 31
Data Out 2
A25L20P/A25L10P/A25L05P Series
1
0
0
MSB
7 5 3 1 7 5 3 1
Data Out 3
AMIC Technology Corp.
Data Out 4
MSB
7

Related parts for A25L05P