LP3907SQ-JIXI INTERSIL [Intersil Corporation], LP3907SQ-JIXI Datasheet - Page 23

• Manufacturer Part Number: LP3907SQ-JIXI
• Description: Dual High-Current Step-Down DC/DC and Dual Linear Regulator with I2C Compatible Interface
• Manufacturer: INTERSIL [Intersil Corporation]

Flexible Power-On Reset (i.e., Power
Good with delay)
The LP3907 is equipped with an internal Power-On-Reset
(“POR”) circuit which monitors the output voltage levels on
bucks 1 and 2. The nPOR is an open drain logic output which
The above diagram shows the simplest application of the
Power On Reset, where both switcher enables are tied to-
gether. In Case 1, EN1 causes nPOR to transition LOW and
triggers the nPOR delay counter. If the power supply for
Buck2 does not come on within that period, nPOR will stay
LOW, indicating a power fail mode. Case 2 indicates the vice
NPOR With Counter Delay
23
is logic LOW when either of the buck outputs are below 91%
of the rising value , or when one or both outputs fall below
82% of the desired value. The time delay between output
voltage level and nPOR is enabled is (50µs, 50ms, 100ms,
200ms) 50ms by default. The system designer can choose
the external pull-up resistor (i.e. 100kΩ) for the nPOR pin.
versa scenario if Buck1 supply did not come on. In both cases
the nPOR remains LOW.
Case 3 shows a typical application of the Power On Reset,
where both switcher enables are tied together. Even if RDY1
ramps up slightly faster than RDY2 (or vice versa), then nPOR
signal will trigger a programmable delay before going HIGH,
as explained below.
30017821
www.national.com