LP3907SQ-JXQX NSC [National Semiconductor], LP3907SQ-JXQX Datasheet - Page 25

no-image

LP3907SQ-JXQX

Manufacturer Part Number
LP3907SQ-JXQX
Description
Dual High-Current Step-Down DC/DC and Dual Linear Regulator with I2C Compatible Interface
Manufacturer
NSC [National Semiconductor]
Datasheet
An internal Power-on reset of the IC is used with EN1, and
EN2 to produce a reset signal (LOW) to the delay timer
NPOR. EN1 and RDY1 or EN2 and RDY2 are used to gen-
erate the set signal (HIGH) to the delay timer. S=R=1 never
occurs. The mask timers are triggered off EN1 and EN2 which
are gated with RDY1, and RDY2 to generate outputs to the
final AND gate to generate the NPOR.
Under Voltage Lock Out
The LP3907 features an “under voltage lock out circuit”. The
function of this circuit is to continuously monitor the raw input
supply voltage (VINLDO12) and automatically disables the
Design Implementation of the Flexible Power-On Reset
25
four voltage regulators whenever this supply voltage is less
than 2.8VDC.
The circuit incorporates a bandgap based circuit that estab-
lishes the reference used to determine the 2.8VDC trip point
for a V
used to gate the enable signals to the four regulators of the
LP3907. When VINLDO12 is greater than 2.8VDC the four
enables control the four regulators, when VINLDO12 is less
than 2.8VDC the four regulators are disabled by the V
tector being in the “Not OK” state. The circuit has built in
hysteresis to prevent chattering occurring.
IN
OK – Not OK detector. This V
IN
OK signal is then
30017812
www.national.com
IN
de-

Related parts for LP3907SQ-JXQX