MC2GH256NMCA-2SA00 SAMSUNG [Samsung semiconductor], MC2GH256NMCA-2SA00 Datasheet - Page 75

• Manufacturer Part Number: MC2GH256NMCA-2SA00
• Description: SAMSUNG MultiMediaCard
• Manufacturer: SAMSUNG [Samsung semiconductor]

• Single Block Write
The host selects the card for data write operation by CMD7.
The host sets the valid block length for block oriented data transfer (a stream write mode is also available) by CMD16.
The basic bus timing for a write operation is given in Figure 6-15. The sequence starts with a single block write command
(CMD24) which determines (in the argument field) the start address. It is responded by the card on the CMD line as usual.
The data transfer from the host starts N
The data is suffixed with CRC check bits to allow the card to check it for transmission errors. The card sends back the
CRC check result as a CRC status token on DAT0. In the case of transmission error, occurring on any of the active data
lines, the card sends a negative CRC status (‘101’) on DAT0. In the case of successful transmission, over all active data
lines, the card sends a positive CRC status (‘010’) on DAT0 and starts the data programming procedure
CMD
DAT0
DAT1-7
If the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line DAT0 to
LOW. The card stops pulling down DAT0 as soon as at least one receive buffer for the defined data transfer block length
becomes free. This signalling does not give any information about the data write status which must be polled by the host.
• Multiple Block Write
In multiple block write mode, the card expects continuous flow of data blocks following the initial host write command. The
data flow is terminated by a stop transmission command (CMD12). Figure 6-16 describes the timing of the data blocks
with and without card busy signal.
CMD
DAT0
DAT1-7 Z Z P * P S Data
Card Rsp →
6.14 Data Write
Revision 0.3
Host cmnd → ← N
E Z Z P
Z Z P * P S Data
E Z Z P * P S T Content CRC E Z Z P
Z Z
Z Z
←
N
WR
→ ←⎯ Write data →
CR
* * * * * *
* * * * * *
cycles →←⎯⎯ Card response ⎯→
* * * * * * * * * * * * * * * *
+ CRC
+ CRC
Z Z Z
Z Z Z
E Z Z S Status E Z P * P S Data
E Z Z X * * * X Z P * P S Data
Figure 6-15 : Block Write Command Timing
WR
Figure 6-16 : Multiple Block Write Timing
* * * * *
* * * * *
clock cycles after the card response was received.
← CRC status →
P P P P P
Z Z P * P S
Z Z P * P S
←
←
N
75
WR
N
WR
→ ←⎯ Write data ⎯⎯→
→ ←⎯ Write data →
* * * * * * * * * * * * * * * *
* * * * * * * * * * * *
content
content
+ CRC
+ CRC
CRC E Z Z S Status E S
CRC E Z Z X * * * * * * * * * * * * X Z
E Z Z S Status E S L * L E Z P * P
E Z Z X * * * * * * * * * * X Z P * P
← CRC status →
← CRC status →
P P P P P P P P P P
MultiMediaCard
P P P P P P P P P
← Busy → ←
←⎯ Busy ⎯→
Sep.22.2005
L * L
TM
N
WR
E Z
→