74HC154 Philips, 74HC154 Datasheet
74HC154
Available stocks
Related parts for 74HC154
74HC154 Summary of contents
Page 1
DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT154 4-to-16 line decoder/demultiplexer Product specification File under Integrated Circuits, IC06 INTEGRATED ...
Page 2
... Philips Semiconductors 4-to-16 line decoder/demultiplexer FEATURES 16-line demultiplexing capability Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs 2-input enable gate for strobing or expansion Output capability: standard I category: MSI CC GENERAL DESCRIPTION The 74HC/HCT154 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL) ...
Page 3
... Philips Semiconductors 4-to-16 line decoder/demultiplexer PIN DESCRIPTION PIN NO 10, 11, 13, 14, 15, 16 23, 22, 21 Fig.1 Pin configuration. September 1993 SYMBOL GND Fig.2 Logic symbol. Fig.4 Functional diagram. 3 Product specification ...
Page 4
... Philips Semiconductors 4-to-16 line decoder/demultiplexer FUNCTION TABLE INPUTS ...
Page 5
... Philips Semiconductors 4-to-16 line decoder/demultiplexer DC CHARACTERISTICS FOR 74HC For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications” Output capability: standard I category: MSI CC AC CHARACTERISTICS FOR 74HC GND = ns SYMBOL PARAMETER propagation delay PHL PLH ...
Page 6
... Philips Semiconductors 4-to-16 line decoder/demultiplexer DC CHARACTERISTICS FOR 74HCT For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications” Output capability: standard I category: MSI CC Note to HCT types The value of additional quiescent supply current ( I To determine I per input, multiply this value by the unit load coefficient shown in the table below. ...
Page 7
... Philips Semiconductors 4-to-16 line decoder/demultiplexer AC WAVEFORMS ( 50 GND HCT 1 GND Fig.6 Waveforms showing the address input (A output (Y ) propagation delays and the output n transition times. APPLICATION INFORMATION Fig.8 1-of-16 decoder; LOW level output is selected. September 1993 ( 50%; V ...