X9110 Xicor, X9110 Datasheet - Page 6

no-image

X9110

Manufacturer Part Number
X9110
Description
Single Digitally-Controlled (XDCP) Potentiometer
Manufacturer
Xicor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X9110TV14IZ-2.7
Manufacturer:
NJR
Quantity:
829
Part Number:
X9110TV14Z
Manufacturer:
Intersil
Quantity:
112
Table 4. Identification Byte Format
Table 5. Instruction Byte Format
DEVICE INSTRUCTIONS
Identification Byte (ID and A)
The first byte sent to the X9110 from the host, following
a CS going HIGH to LOW, is called the Identification
Byte. The most significant four bits of the slave address
are a device type identifier. The ID[3:0] bits is the
device ID for the X9110; this is fixed as 0101[B] (refer
to Table 4).
The A0 bit in the ID byte is the internal slave address.
The physical device address is defined by the state of
the A0 input pin. The slave address is externally
specified by the user. The X9110 compares the serial
data stream with the address input state; a successful
X9110 – Preliminary Information
Table 1. Wiper Control Register, WCR (10-bit), WCR9–WCR0: Used to store the current wiper position (Volatile, V)
Table 2. Data Register, DR (10-bit), Bit 9–Bit 0: Used to store wiper positions or data (Non-Volatile, NV)
Table 3. Status Register, SR (1-bit)
REV 1.1.4 11/13/00
WCR9
(MSB)
(LSB)
MSB
WIP
Bit 9
(MSB)
(MSB)
NV
V
ID3
I2
0
WCR8
Bit 8
NV
V
Instruction
Opcode
ID2
I1
1
Device Type
Identifier
WCR7
Bit 7
NV
V
ID1
I0
0
WCR6
Bit 6
NV
V
ID0
WCR5
www.xicor.com
1
0
Bit 5
NV
V
compare of the address bit is required for the X9110 to
successfully continue the command sequence. Only
the device whose slave address matches the incoming
device address sent by the master executes the
instruction. The A0 input can be actively driven by
CMOS input signals or tied to V
is used to set the device to either read or write mode.
Instruction Byte and Register Selection
The next byte sent to the X9110 contains the
instruction and register pointer information. The three
most significant bits are used provide the instruction
opcode (I[2:0]). The RB and RA bits point to one of the
four registers. The format is shown in Table 5.
WCR4
RB
Bit 4
0
0
1
1
NV
V
RB
0
Selection
RA
Register
0
1
0
1
WCR3
Bit 3
NV
V
Register
RA
DR0
DR1
DR2
DR3
0
Characteristics subject to change without notice.
WCR2
Bit 2
NV
V
Internal Slave
Address
A0
CC
0
WCR1
or V
Bit 1
NV
V
SS
. The R/W bit
Read or
Write Bit
(LSB)
(LSB)
R/W
WCR0
(LSB)
0
Bit 0
LSB
NV
V
6 of 21

Related parts for X9110