X9241A Xicor, X9241A Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/7/721/xicor_sml.jpg)
X9241A
Manufacturer Part Number
X9241A
Description
Quad Digitally Controlled Potentiometer (XDCP)
Manufacturer
Xicor
Datasheet
1.X9241A.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
X9241AMPI
Manufacturer:
Intersil
Quantity:
14
Company:
Part Number:
X9241AMPIZ
Manufacturer:
Intersil
Quantity:
1 300
Part Number:
X9241AMPIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
X9241AMVIZ
Manufacturer:
Intersil
Quantity:
12
Company:
Part Number:
X9241AUPIZ
Manufacturer:
Intersil
Quantity:
950
Part Number:
X9241AUPIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
X9241AUSI
Manufacturer:
Intersil
Quantity:
78
Part Number:
X9241AUVIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X9241AWPI
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X9241AWPIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Cascade Mode
The X9241A provides a mechanism for cascading the
arrays. That is, the sixty-three resistor elements of one
array may be cascaded (linked) with the resistor
elements of an adjacent array. The V
order array must be connected to the V
lower order array (See Figure 9).
Cascade Control Bits
The data byte, for the three-byte commands, contains 6
bits (LSBs) for defining the wiper position plus two high
order bits, CM (Cascade Mode) and DW (Disable
Wiper, normal operation).
The state of the CM bit (bit 7 of WCR) enables or
disables cascade mode. When the CM bit of the WCR
is set to “0” the potentiometer is in the normal operation
mode. When the CM bit of the WCR is set to “1” the
potentiometer is cascaded with its adjacent higher
order potentiometer. For example; if bit 7 of WCR2 is
set to “1”, pot 2 will be cascaded to pot 3.
X9241A
Figure 8. Detailed Potentiometer Block Diagram
REV 1.1.13 12/09/02
Serial Data Path
From Interface
If WCR = 3F[H] then V
If WCR = 00[H] then V
Circuitry
W
W
/R
/R
W
W
= V
= V
Register 0
Register 2
H
L
/R
/R
L
H
L
/R
8
L
of the higher
2
H
/R
H
Register 1
Register 3
of the
www.xicor.com
Modified SCL
UP/DN
6
The state of DW enables or disables the wiper. When
the DW bit of the WCR is set to “0” the wiper is enabled;
when set to “1” the wiper is disabled. If the wiper is
disabled, the wiper terminal will be electrically isolated
and float.
When operating in cascade mode V
the wiper terminals of the cascaded arrays must be
electrically connected externally. All but one of the
wipers must be disabled. The user can alter the wiper
position by writing directly to the WCR or indirectly by
transferring the contents of the Data Registers to the
WCR or by using the Increment/Decrement command.
When using the Increment/Decrement command the
wiper position will automatically transition between
arrays. The current position of the wiper can be
determined by reading the WCR registers; if the DW bit
is “0”, the wiper in that array is active. If the current
wiper position is to be maintained on power-down a
global XFR WCR to Data Register command must be
issued to store the position in NV memory before
power-down.
Serial
Bus
Input
Parallel
Bus
Input
UP/DN
CLK
DW
CM
Cascade
Control
Register
Counter
INC/DEC
Logic
Wiper
Logic
Characteristics subject to change without notice.
C
D
o
u
n
e
e
o
d
e
c
t
r
H
/R
H
, V
L
V
V
V
/R
H
L
W
/R
/R
L
8 of 18
/R
L
H
W
and