CY7C1041D CYPRESS [Cypress Semiconductor], CY7C1041D Datasheet - Page 4

no-image

CY7C1041D

Manufacturer Part Number
CY7C1041D
Description
4-Mbit (256K x 16) Static RAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1041D-10ZSXI
Manufacturer:
SANYO
Quantity:
67
Part Number:
CY7C1041D-10ZSXI
Manufacturer:
CYPRESS
Quantity:
6 100
Part Number:
CY7C1041D-10ZSXI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CY7C1041DV33-10BVI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1041DV33-10BVIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1041DV33-10BVJXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1041DV33-10BVJXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1041DV33-10BVXI
Manufacturer:
TFK
Quantity:
122
Part Number:
CY7C1041DV33-10BVXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
1 875
Part Number:
CY7C1041DV33-10BVXI
Quantity:
2 678
Part Number:
CY7C1041DV33-10BVXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C1041DV33-10VXI
Manufacturer:
MOLEX
Quantity:
1 000
Part Number:
CY7C1041DV33-10ZSXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C1041DV33-10ZSXI
Quantity:
2 000
Document #: 38-05472 Rev. *C
Switching Characteristics
Data Retention Characteristics
Data Retention Waveform
Switching Waveforms
Write Cycle
t
t
t
t
t
t
t
t
t
t
t
V
I
I
t
t
Read Cycle No. 1
Notes:
10. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of
11. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t
12. Full device operation requires linear V
13. No input may exceed V
14. Device is continuously selected. OE, CE, BHE, and/or BHE = V
WC
SCE
AW
HA
SA
PWE
SD
HD
LZWE
HZWE
BW
CCDR
CCDR
CDR
R
DR
[12]
DATA OUT
Parameter
ADDRESS
either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the
Write.
Parameter
[4]
V
CE
CC
[10, 11]
V
Data Retention Current
Data Retention Current
Chip Deselect to Data Retention Time
Operation Recovery Time
[13, 14]
CC
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
WE LOW to High Z
Byte Enable to End of Write
CC
for Data Retention
PREVIOUS DATA VALID
+ 0.5V
Description
CC
[6]
Description
ramp from V
Over the Operating Range(continued)
[9]
[8, 9]
Over the Operating Range
t
OHA
t
CDR
4.5V
DR
to V
t
CC(min.)
AA
IL
.
V
CE > V
V
> 50 µs or stable at V
CC
IN
DATA RETENTION MODE
> V
= V
CC
CC
DR
– 0.3V,
– 0.3V or V
t
RC
= 2.0V,
V
DR
Min.
Conditions
-10 (Industrial)
10
7
7
0
0
7
6
0
3
7
> 2V
CC(min.)
HZWE
IN
< 0.3V
> 50 µs
and t
[13]
Max.
5
SD
.
Auto
Ind’l
-12 (Automotive)
DATA VALID
Min.
4.5V
12
10
10
10
10
0
0
7
0
3
t
R
Min.
2.0
t
RC
0
CY7C1041D
Max.
6
Max.
10
15
Page 4 of 9
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
mA
mA
ns
ns
V
[+] Feedback
[+] Feedback

Related parts for CY7C1041D