ICS1893CK ICST [Integrated Circuit Systems], ICS1893CK Datasheet - Page 92

no-image

ICS1893CK

Manufacturer Part Number
ICS1893CK
Description
3.3-V 10Base-T/100Base-TX Integrated PHYceive
Manufacturer
ICST [Integrated Circuit Systems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS1893CKILF
Manufacturer:
IDT
Quantity:
206
Part Number:
ICS1893CKILFT
Manufacturer:
ST
Quantity:
785
Part Number:
ICS1893CKILFT
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS1893CKLFT
Manufacturer:
ICS
Quantity:
20 000
ICS1893CF, Rev. F, 03/01/07
Table 8-7. MAC Interface Pins: Media Independent Interface (MII) (Continued)
RXD0
RXD1
RXD2
RXD3
RXDV
RXER
TXCLK
Name
Pin
ICS1893CF Data Sheet - Release
Number
Pin
31
30
29
28
32
35
37
Output
Output
Output
Output
Type
Pin
Copyright © 2007, Integrated Device Technology, Inc.
Receive Data 0–3.
Receive Data Valid.
The ICS1893CF asserts RXDV to indicate to the MAC that data is
available on the MII Receive Bus (RXD[3:0]). The ICS1893CF:
Receive Error.
When the MAC Interface is in:
Transmit Clock.
The ICS1893CF generates this clock signal to synchronize the transfer of
data from the MAC Interface to the ICS1893CF. When the mode is:
Note: RXDV is synchronous with the Receive Data Clock, RXCLK.
1. An ICS1893CF asserts a signal on the RXER pin upon detection of a
2. The RXER signal always transitions synchronously with RXCLK.
3. The signal on RXER pin is conditioned by the RXTRI pin.
Note:
RXD0 is the least-significant bit and RXD3 is the most-significant bit of
the MII receive data nibble.
While the ICS1893CF asserts RXDV, the ICS1893CF transfers the
receive data signals on the RXD0–RXD3 pins to the MAC Interface
synchronously on the rising edges of RXCLK.
Asserts RXDV after it detects and recovers the Start-of-Stream
delimiter, /J/K/. (For the timing reference, see
“100M/MII Media Independent Interface: Synchronous Receive
Timing”.)
De-asserts RXDV after it detects either the End-of-Stream delimiter
(/T/R/) or a signal error.
10M MII mode, RXER is not used.
100M MII mode, the ICS1893CF asserts a signal on the RXER pin
when either of the following two conditions are true:
– Errors are detected during the reception of valid frames
– A False Carrier is detected
10Base-T, the TXCLK frequency is 2.5 MHz.
100Base-TX, the TXCLK frequency is 25 MHz.
False Carrier so that repeater applications can prevent the
propagation of a False Carrier.
All rights reserved.
92
Chapter 8 Pin Diagram, Listings, and Descriptions
Pin Description
Chapter 9.5.6,
Mar. 2007

Related parts for ICS1893CK