CY7C1363C CYPRESS [Cypress Semiconductor], CY7C1363C Datasheet - Page 21

no-image

CY7C1363C

Manufacturer Part Number
CY7C1363C
Description
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1363C-133AJXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AJXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C1363C-133AJXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AJXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1363C-133AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-05541 Rev. *A
Switching Characteristics
t
Set-up Times
t
t
t
t
t
t
Hold Times
t
t
t
t
t
t
Notes:
16. This part has a voltage regulator internally; t
17. t
18. At any given voltage and temperature, t
19. This parameter is sampled and not 100% tested.
20. Timing reference level is 1.5V when V
21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
OEHZ
AS
ADS
ADVS
WES
DS
CES
AH
ADH
WEH
ADVH
DH
CEH
Parameter
can be initiated.
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions
CHZ
, t
CLZ
,t
OELZ
, and t
OE HIGH to Output High-Z
Address Set-up Before CLK Rise
ADSP, ADSC Set-up Before CLK Rise
ADV Set-up Before CLK Rise
GW, BWE, BW
Rise
Data Input Set-up Before CLK Rise
Chip Enable Set-up
Address Hold After CLK Rise
ADSP, ADSC Hold After CLK Rise
GW , BWE , BW
ADV Hold After CLK Rise
Data Input Hold After CLK Rise
Chip Enable Hold After CLK Rise
OEHZ
are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
DDQ
Description
[A:D]
[A:D]
OEHZ
Over the Operating Range
= 3.3V and is 1.25V when V
POWER
Hold After CLK Rise
is less than t
Set-up Before CLK
is the time that the power needs to be supplied above V
[17, 18, 19]
OELZ
PRELIMINARY
and t
CHZ
DDQ
is less than t
[20, 21]
= 2.5V.
Min.
1.5
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
133 MHz
CLZ
Max.
3.5
to eliminate bus contention between SRAMs when sharing the same
Min.
1.5
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
117 MHz
DD
( minimum) initially, before a read or write operation
Max.
3.5
Min.
1.5
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
100 MHz
CY7C1361C
CY7C1363C
Max.
3.5
Page 21 of 30
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C1363C