CAT24WC08 CATALYST [Catalyst Semiconductor], CAT24WC08 Datasheet - Page 8

no-image

CAT24WC08

Manufacturer Part Number
CAT24WC08
Description
1K/2K/4K/8K/16K-Bit Serial EEPROM
Manufacturer
CATALYST [Catalyst Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT24WC08J
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT24WC08J-TE13
Manufacturer:
CATALYST
Quantity:
1 000
Part Number:
CAT24WC08J-TE13
Manufacturer:
CATALYST
Quantity:
45 000
Part Number:
CAT24WC08J-TE13
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT24WC08JI
Manufacturer:
CATALYST
Quantity:
1 000
Part Number:
CAT24WC08JI
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT24WC08JI-TE13
Manufacturer:
CATALYST
Quantity:
9 000
Part Number:
CAT24WC08JI-TE13
Manufacturer:
CATALYST
Quantity:
3 110
Part Number:
CAT24WC08P
Manufacturer:
CSI
Quantity:
5 510
Part Number:
CAT24WC08W-TE13
Manufacturer:
Catalyst
Quantity:
2 220
Part Number:
CAT24WC08WI
Manufacturer:
CATALYST
Quantity:
2 054
Part Number:
CAT24WC08WI-TE13
Manufacturer:
CATALYST
Quantity:
2 000
Part Number:
CAT24WC08WI-TE13
Manufacturer:
CATALYST
Quantity:
20 000
Selective READ operations allow the Master device to
select at random any memory location for a READ
operation. The Master device first performs a ‘dummy’
write operation by sending the START condition, slave
address and byte address of the location it wishes to
read. After the CAT24WC01/02/04/08/16 acknowledge
the word address, the Master device resends the START
condition and the slave address, this time with the R/W
bit set to one. The CAT24WC01/02/04/08/16 then
responds with its acknowledge and sends the 8-bit byte
requested. The master device does not send an
acknowledge but will generate a STOP condition.
The Sequential READ operation can be initiated by
either the immediate Address READ or Selective READ
Doc. No. 1022, Rev. N
SDA
SCL
BUS ACTIVITY:
SDA LINE
MASTER
DATA OUT
8TH BIT
8
S
S
T
A
R
T
ADDRESS
SLAVE
8
operations. After the 24WC01/02/04/08/16 sends initial
8-bit byte requested, the Master will respond with an
acknowledge which tells the device it requires more
data. The CAT24WC01/02/04/08/16 will continue to
output an 8-bit byte for each acknowledge sent by the
Master. The operation is terminated when the Master
fails to respond with an acknowledge, thus sending the
STOP condition.
The data being transmitted from the CAT24WC01/02/
04/08/16 is outputted sequentially with data from address
N followed by data from address N+1. The READ
operation address counter increments all of the
CAT24WC01/02/04/08/16 address bits so that the entire
memory array can be read during one operation. If more
than the E (where E = 255 for 24WC02, 511 for 24WC04,
1023 for 24WC08, and 2047 for 24WC16) bytes are read
out, the counter will “wrap around” and continue to clock
out data bytes. If N = E (where E = 127 for the
CAT24WC01) the counter will not 'wrap around'.
A
C
K
NO ACK
9
DATA
N
O
C
A
K
P
O
S
T
P
Characteristics subject to change without notice
STOP
© 2005 by Catalyst Semiconductor, Inc.
5020 FHD F10

Related parts for CAT24WC08