CAT28C256 CATALYST [Catalyst Semiconductor], CAT28C256 Datasheet
CAT28C256
Available stocks
Related parts for CAT28C256
CAT28C256 Summary of contents
Page 1
... Write Cycle with Auto-Clear Fast Write Cycle Time: –5ms Max CMOS and TTL Compatible I/O DESCRIPTION The CAT28C256 is a fast, low power, 5V-only CMOS 2 parallel E PROM organized as 32K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto- ...
Page 2
DIP Package ( I I I/O ...
Page 3
... V +0.3 CC –0.3 0.8 2.4 0.4 3.5 +2.0V for periods of less than 20 ns CAT28C256 Test Method MIL-STD-883, Test Method 1033 MIL-STD-883, Test Method 1008 MIL-STD-883, Test Method 3015 JEDEC Standard 17 Units Test Conditions f=8MH IL z All I/O’s Open f=8MH ...
Page 4
MODE SELECTION Mode Read Byte Write (WE Controlled) Byte Write (CE Controlled) Standby, and Write Inhibit Read and Write Inhibit CAPACITANCE 1.0 MHz Symbol Test (1) C Input/Output Capacitance I/O (1) C ...
Page 5
... V REFERENCE POINTS 0.8 V 1.3V 1N914 3.3K DEVICE UNDER TEST 100 INCLUDES JIG CAPACITANCE max. stops the timer. BLC 5 CAT28C256 Max. Units 100 s 5096 FHD F03 OUT 5096 FHD F04 Doc. No. 25020-0A 2/98 ...
Page 6
... CAT28C256 DEVICE OPERATION Read Data stored in the CAT28C256 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment ...
Page 7
... Page Write The page write mode of the CAT28C256 (essentially an extended BYTE WRITE mode) allows from bytes of data to be programmed within a single E cycle. This effectively reduces the byte-write time by a factor of 64. Following an initial WRITE operation (WE pulsed low, for t , and then high) the page write mode can begin by ...
Page 8
... Beginning and ending state of I/O is indeterminate. 6 Doc. No. 25020-0A 2/98 Toggle Bit In addition to the DATA Polling feature of the CAT28C256, the device offers an additional method for determining the completion of a write cycle. While a write cycle is in (I/O –I/O progress, reading data from the device will result in I/O ...
Page 9
... INIT algorithm to be issued to the device before a write can be performed. The device is shipped from Catalyst with the software protection NOT ENABLED (the CAT28C256 is in the standard operating mode). Figure 10. Write Sequence for Deactivating (12) ...
Page 10
... 100,000 Cycle * -40˚C to +125˚C is available upon request Notes: (1) The device used in the above example is a CAT28C256HNI-15T (100,000 Cycle Endurance, PLCC, Industrial temperature, 150ns Access Time, Tape & Reel). Doc. No. 25020-0A 2/98 To allow the user the ability to program the device with 2 ...