CY7C65621 CYPRESS [Cypress Semiconductor], CY7C65621 Datasheet

no-image

CY7C65621

Manufacturer Part Number
CY7C65621
Description
EZ-USB HX2LP Lite Low Power USB 2.0 Hub Controller Family
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C65621-56L
Manufacturer:
CYPRESS
Quantity:
17 580
Part Number:
CY7C65621-56L
Manufacturer:
CYPRESS
Quantity:
648
Part Number:
CY7C65621-56LTXC
Manufacturer:
Cypress
Quantity:
500
Part Number:
CY7C65621-56LTXCT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Features
Cypress Semiconductor Corporation
Document #: 001-52934 Rev. *C
Block Diagram CY7C65631
USB 2.0 hub controller
Compliant with the USB 2.0 specification
USB-IF certified: TID# 30000009
Windows Hardware Quality Lab (WHQL) compliant
Up to four downstream ports supported
Supports bus powered and self powered modes
Single transaction translator (TT)
Bus power configurations
Fit, form, and function compatible with CY7C65640 and
CY7C65640A (TetraHub™)
Space saving 56-pin QFN
Single power supply requirement
Integrated upstream pull up resistor
Integrated pull down resistors for all downstream ports
Integrated upstream and downstream termination resistors
Integrated port status indicator control
24 MHz external crystal (integrated phase locked loop (PLL))
Internal regulator for reduced cost
24 MHz
Crystal
D+
USB 2.0
USB Downstream Port 1
PHY
D- PWR#[1]
D+
USB Upstream Port
PLL
Port Power
Hub Repeater
USB 2.0 PHY
Control
OVR#[1]
Status
Port
LED
D -
Low Power USB 2.0 Hub Controller Family
D+
USB 2.0
USB Downstream Port 2
198 Champion Court
PHY
D- PWR#[2]
Port Power
Control
OVR#[2]
Interface
Engine
Serial
Status
Port
Routing Logic
LED
D+
Transaction Translator
USB 2.0
USB Downstream Port 3
PHY
D-
TT RAM
In-system EEPROM programming
Configurable with external SPI EEPROM:
PWR#[3]
Port Power
Control
Vendor ID, Product ID, Device ID (VID/PID/DID)
Number of active ports
Number of removable ports
Maximum power setting for high speed and full speed
Hub controller power setting
Power on timer
Overcurrent detection mode
Enabled and disabled overcurrent timer
Overcurrent pin polarity
Indicator pin polarity
Compound device
Enable full speed only
Disable port indicators
Ganged power switching
Self and bus powered compatibility
Fully configurable string descriptors for multiple language
support
OVR#[3]
Status
Port
LED
San Jose
SPI Communication
USB Control Logic
D+
USB 2.0
USB Downstream Port 4
PHY
High-Speed
D-
EZ-USB HX2LP Lite™
Block
PWR#[4]
Port Power
,
Control
CA 95134-1709
OVR#[4]
Status
Port
LED
SPI_SCK
SPI_SD
SPI_CS
Revised February 23, 2011
CY7C65621/31
•408-943-2600
[+] Feedback

Related parts for CY7C65621

CY7C65621 Summary of contents

Page 1

... Status D+ D- PWR#[3] LED LED D+ D- PWR#[2] LED OVR#[2] OVR#[3] • 198 Champion Court • San Jose CY7C65621/31 EZ-USB HX2LP Lite™ High-Speed USB Control Logic SPI_SCK SPI Communication SPI_SD Block SPI_CS USB Downstream Port 4 USB 2.0 Port Port Power PHY Control ...

Page 2

... Block Diagram CY7C65621 D+ USB 2.0 PHY 24 MHz PLL Crystal USB Upstream Port Hub Repeater USB Downstream Port 1 USB 2.0 PHY D+ D- PWR#[1] Document #: 001-52934 Rev Serial Interface Engine Transaction Translator (X1) TT RAM Routing Logic USB Downstream Port 2 Port Port Power USB 2.0 Status ...

Page 3

... Endpoint Descriptor .....................................................11 Device Qualifier Descriptor ..........................................11 Hub Descriptor ............................................................12 Configuration Options .....................................................13 0xD0 Load ...................................................................13 0xD2 Load ...................................................................13 0xD4 Load ...................................................................14 Document #: 001-52934 Rev. *C CY7C65621/31 Supported USB Requests ................................................17 Device Class Commands ............................................17 Hub Class Commands ................................................18 Upstream USB Connection ..............................................20 Downstream USB Connections .......................................20 LED Connections ..............................................................20 System Block Diagram .....................................................21 Electrical Characteristics .................................................22 Absolute Maximum Ratings ...

Page 4

... D+ to indicate its presence to the upstream hub, after which a USB Bus Reset is expected. During this reset, CY7C65621/31 initiates a chirp to indicate that high speed peripheral USB 2.0 system, the upstream hub responds with a chirp sequence, and CY7C65621/ high speed mode, with the upstream D+ pull up resistor turned off ...

Page 5

... Detection of overcurrent on downstream ports is managed by control pins connected to an external power switch device. The OVR[n]# pins of the CY7C65621/31 series are connected to the respective external power switch's port overcurrent indication (output) signals. After detecting an overcurrent condition, hub reports overcurrent condition to the host and disables the PWR# output to the external power device ...

Page 6

... LED, respectively. Table 2 displays the color definition of the indicators when [1] CY7C65621/ manual mode. Notes 1. Information presented in Table 1 is from USB 2.0 Specification Tables 11-6. 2. Information presented in Table 2 is from USB 2 ...

Page 7

... GND 4 DD–[3]/NC 5 DD+[3]/NC 6 VCC 7 GND 8 DD–[2] 9 DD+[2] 10 VCC 11 GND 12 DD–[1] 13 DD+[ Note 3. NC and Rsvd are for CY7C65621 only. Document #: 001-52934 Rev CY7C65621/31 [ AMBER#[3]/ GREEN#[3]/NC ...

Page 8

... EEPROM is read). Output O SPI Chip Select. Connect to CS pin of the EEPROM. Output O SPI Clock. Connect to EEPROM SCK pin. I/O/Z Z SPI Dataline Connect to GND with 15 KΩ resistor and to the Data I/O pin of the EEPROM. I/O/Z Z Upstream D– Signal. I/O/Z Z Upstream D+ Signal. CY7C65621/31 Description Page [+] Feedback ...

Page 9

... LOW. Polarity is controlled through EEPROM. Input 1 Overcurrent Condition Detection Input. Default is Active LOW. Polarity is controlled through EEPROM. Reserved. Pull to deasserted state with external resistor on the CY7C65621/31 O/Z Z Power Switch Driver Output. Default is active LOW. Polarity is controlled through EEPROM. CY7C65621/31 Description Page [+] Feedback ...

Page 10

... Device Descriptor The standard device descriptor for CY7C65621/31 is based on the information found in the SPI EEPROM. The information in the EEPROM overrides the default descriptor values EEPROM is used, the CY7C65621/31 enumerates with the default descriptor values as shown in the table blank EEPROM is connected, the hub enumerates as vendor defined class instead of a hub class ...

Page 11

... Field Name bLength 7 Bytes bDescriptorType Endpoint_Descriptor bEndpointAddress IN endpoint #1 bmAttributes Interrupt wMaxPacketSize Maximum packet size bInterval Polling rate Field Name bLength 10 Bytes bDescriptorType Device_Qualifier bcdUSB bDeviceClass bDeviceSubClass bDeviceProtocol bMaxPacketSize0 bNumConfigurations bReserved CY7C65621/31 Description Description Description Page [+] Feedback ...

Page 12

... Ganged power switching (all ports’ power at once) 01: Individual port power switching (Default in CY7C65621/31) b2: Identifies a compound device, 0: Hub is not part of a compound device (Default in CY7C65621/31), 1: Hub is part of a compound device. b4, b3: Overcurrent protection mode 00: Global overcurrent protection. The hub reports overcurrent as a summation of all ports’ ...

Page 13

... Configuration Options Systems using CY7C65621/31 may have the option of using a fuse ROM which is preset at the factory to configure the hub. Otherwise, it must have an external EEPROM for the device to have a unique VID, PID, and DID. The CY7C65621/31 can communicate with SPI EEPROM that are either double byte addressed or single byte with the 9th bit within the instruction byte, such as the 24LC040 parts use ...

Page 14

... Request Error, and STALL the transaction accordingly (USB 2.0, 11.24.2.5). For systems that do not accept this, the IllegalHubDescriptor configuration bit may be set to allow CY7C65621/31 to accept a Descrip- torType of 0x00 for this command. Default is 1. Bit 6: CompoundDevice. Indicates whether the hub is part of a compound device. This is reported in the HubDescriptor, wHub-Characteristics: b2. Default set to ‘ ...

Page 15

... Request Error, and STALL the transaction accordingly (USB 2.0, 11.24.2.5). For systems Document #: 001-52934 Rev. *C that do not accept this, the IllegalHubDescriptor configuration bit may be set to allow CY7C65621/31 to accept a Descrip- torType of 0x00 for this command. Default set to 1. Bit 6: CompoundDevice. Indicates whether the hub is part of Port Indicators a compound device. This is reported in the HubDescriptor, wHub-Characteristics: b2. Default is set to ‘ ...

Page 16

... These bit values are recorded in the HubDescriptor:DeviceRemovable field. Default 0x0F. Document #: 001-52934 Rev. *C CY7C65621/31 Byte 24: LangID Array of LangID codes supported by the hub. Each LangID consists of two bytes, stored LSB first. The array has Num- Langs entries (2 * NumLangs bytes) ...

Page 17

... CY7C65621/31 wLength Data 0x0002 2 Byte Device Status 0x0002 2 Byte Interface Status 0x0002 2 Byte Endpoint Status Descriptor Descriptor Length Descriptor Descriptor Length Descriptor ...

Page 18

... Byte 0: 0x00 Byte 1: Port 0x0B 0x0000 Byte 0: 0x00 Byte 1: Port Table 7 on page 19. Table 9 on page 20. CY7C65621/31 wLength Data 0x0004 Hub status (See Table 11-19 of USB 2.0 Specifications) Change Status (See Table 11-20 of USB 2.0 Specifica- tions) 0x0004 Port status (See Table 11-21 of USB 2.0 Specifications) Change Status (See Table 11-20 of USB 2 ...

Page 19

... Table 8. Test Mode Selector for Feature Selector PORT_TEST (0x21) Value PORT_TEST Mode Description 0 Test_J 1 Test_K 0 Test_SE0_NAK 1 Test_Packet 2 Test_Force_Enable Table 8 on page 19. CY7C65621/31 wLength Data Length Data Length Data [11] Selector Value Page [+] Feedback ...

Page 20

... D– 100 kΩ Figure 3. USB Downstream Port Connection 0.01 µF DD–[ DD+[X] Figure 4. USB Downstream Port Connection 680Ω 680Ω CY7C65621/31 Port Indicator Mode Automatic mode Manual mode Manual mode Manual mode BUSPOWER VCC D– D+ GND SHELL 3.3 V Page ...

Page 21

... OVR1 OVR1 PWR2 PWR2 OVR2 OVR2 PWR3 PWR3 OVR3 OVR3 PWR4 PWR4 OVR4 OVR4 SPI_CS SPI_CS SPI_SCK SPI_SCK SPI_SD SPI_SD CY7C65621/31 DsPWR1 VCC DD–[1] 150 μF D– DD+[ 0.01 μF D+ GND SHELL 3.3 V 680Ω GREEN#[1] 680Ω AMBER#[1] DsPWR2 VCC DD–[2] 150 μF D– ...

Page 22

... High speed host, high speed devices High speed host, full speed devices Full speed host, full speed devices High speed host, high speed devices High speed host, Full speed devices Full speed host High speed host CY7C65621/31 ......................... 0 °C to +70 °C Min Typ Max Unit 3.15 3 ...

Page 23

... Conditions 56-pin QFN 2-Port 56-pin QFN 2-Port tape and reel 56-pin QFN 4-Port 56-pin QFN 4-Port tape and reel CY7C65631 USB 2.0 4-Port hub reference design kit CY7C65621 USB 2.0 2-Port hub reference design kit ( Tape and Reel Thermal rating Commercial Industrial ...

Page 24

... Package Diagram The CY7C65621/31 is available in a space saving 56-pin QFN (8 × 8 mm). Document #: 001-52934 Rev. *C Figure 6. 56-Pin QFN (8 × 8 × 0.90 mm) CY7C65621/31 51-85187 *E Page [+] Feedback ...

Page 25

... SDA serial data line SPI serial peripheral interface RAM random access memory USB universal serial bus USB-IF USB implementor’s forum Document #: 001-52934 Rev. *C CY7C65621/31 Document Conventions Units of Measure Table 12. Units of Measure Symbol Unit of Measure KHz kilohertz MHz megahertz uA microamperes ...

Page 26

... Document History Page Document Title: CY7C65621/31 EZ-USB HX2LP Lite™ Low Power USB 2.0 Hub Controller Family Document Number: 001-52934 Orig. of Submission Revision ECN Change ** 2683316 OGC/PYRS 04/15/2009 New Data Sheet for CY7C65621/31 *A 2937054 STVC 05/25/2010 Rearranged parts under *B 2953993 DSG 06/16/2010 Removed inactive parts from ...

Page 27

... Document #: 001-52934 Rev. *C Windows is a registered trademark of Microsoft Corporation. TetraHub and EZ-USB HX2LP Lite are trademarks of Cypress Semiconductor Corporation. All other product and company names mentioned in this document are trademarks of their respective holders. cypress.com/go/plc Revised February 23, 2011 CY7C65621/31 ® PSoC Solutions psoc.cypress.com/solutions ...

Related keywords