CDP6872E INTERSIL [Intersil Corporation], CDP6872E Datasheet - Page 4

• Manufacturer Part Number: CDP6872E
• Description: Low Power Crystal Oscillator
• Manufacturer: INTERSIL [Intersil Corporation]

Test Circuits
In production the CDP6872 is tested with a 32kHz and a
1MHz crystal. However for characterization purposes data
was taken using a sinewave generator as the frequency
determining element, as shown in Figure 1. The 1V
is a smaller amplitude than what a typical crystal would gen-
erate so the transitions are slower. In general the Generator
data will show a “worst case” number for I
rise/fall time. The Generator test method is useful for testing
a variety of frequencies quickly and provides curves which
can be used for understanding performance trends. Data for
the CDP6872 using crystals has also been taken. This data
has been overlaid onto the generator data to provide a refer-
ence for comparison.
Theory of Operation
The CDP6872 is a Pierce Oscillator optimized for low power
consumption, requiring no external components except for a
bypass capacitor and a Parallel Mode Crystal. The Simpli-
fied Block Diagram shows the Crystal attached to pins 2 and
3, the Oscillator input and output. The crystal drive circuitry
is detailed showing the simple CMOS inverter stage and the
P-channel device being used as biasing resistor R
inverter will operate mostly in its linear region increasing the
amplitude of the oscillation until limited by its transconduc-
tance and voltage rails, V
biasing using R
input threshold. Do not interfere with this bias function with
external loads or excessive leakage on pin 2. Nominal value
for R
highest frequency range.
The CDP6872 optimizes its power for 4 frequency ranges
selected by digital inputs Freq1 and Freq2 as shown in the
Block Diagram. Internal pull up resistors (constant current
0.4 A) on Enable, Freq1 and Freq2 allow the user simply to
leave one or all digital inputs not connected for a corre-
sponding “1” state. All digital inputs may be left open for
10kHz to 100kHz operation.
A current source develops 4 selectable reference voltages
through series resistors. The selected voltage, V
ered and used as the negative supply rail for the oscillator
F
is 17M
1V
P-P
50
0.1 F
in the lowest frequency range to 7M
F
to center the oscillating waveform at the
1000pF
+5V
FIGURE 1.
DD
1
2
3
4
and V
CDP6872
RN
. The inverter is self
DD
8
7
6
5
C
L
, duty cycle, and
ENABLE
FREQ 2
FREQ 1
18pF
RN
V
P-P
, is buff-
OUT
F
in the
. The
CDP6872
input
4
section of the circuit. The use of a current source in the refer-
ence string allows for wide supply variation with minimal
effect on performance. The reduced operating voltage of the
oscillator section reduces power consumption and limits
transconductance and bandwidth to the frequency range
selected. For frequencies at the edge of a range, the higher
range may provide better performance.
The OSC OUT waveform on pin 3 is squared up through a
series of inverters to the output drive stage. The Enable
function is implemented with a NAND gate in the inverter
string, gating the signal to the level shifter and output stage.
Also during Disable the output is set to a high impedance
state useful for minimizing power during standby and when
multiple oscillators are OR'd to a single node.
Design Considerations
The low power CMOS transistors are designed to consume
power mostly during transitions. Keeping these transitions
short requires a good decoupling capacitor as close as pos-
sible to the supply pins 1 and 4. A ceramic 0.1 F is recom-
mended. Additional supply decoupling on the circuit board
with 1 F to 10 F will further reduce overshoot, ringing and
power consumption. The CDP6872, when compared to a
crystal and inverter alone, will speed clock transition times,
reducing power consumption of all CMOS circuitry run from
that clock.
Power consumption may be further reduced by minimizing
the capacitance on moving nodes. The majority of the power
will be used in the output stage driving the load. Minimizing
the load and parasitic capacitance on the output, pin 5, will
play the major role in minimizing supply current. A secondary
source of wasted supply current is parasitic or crystal load
capacitance on pins 2 and 3. The CDP6872 is designed to
work with most available crystals in its frequency range with
no external components required. Two 15pF capacitors are
internally switched onto crystal pins 2 and 3 to compensate
the oscillator in the 10kHz to 100kHz frequency range.
The supply current of the CDP6872 may be approximately
calculated from the equation:
I
where: I
Example #1:
V
I
I
Measured I
Example #2:
V
I
I
Measured I
DD
DD
DD
DD
DD
DD
DD
(Disabled) = 4.5 A (Figure 10)
(Disabled) = 75 A (Figure 9)
= I
= 4.5 A + (5V)(100kHz)(30pF) = 19.5 A
= 75 A + (5V)(5MHz)(30pF) = 825 A
= 5V, F
= 5V, F
DD
(Disabled) + V
V
F
C
DD
OSC
DD
L
DD
DD
OSC
OSC
= Output (pin5) load capacitance
= Total supply current
= Total voltage from V
= 20.3 A
= 809 A
= Frequency of Oscillation
= 100kHz, C
= 5MHz, C
DD
L
F
= 30pF
L
OSC
= 30pF
DD
C
L
(pin1) to V
SS
(pin4)