AD5424YCPZ-REEL AD [Analog Devices], AD5424YCPZ-REEL Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
AD5424YCPZ-REEL
Manufacturer Part Number
AD5424YCPZ-REEL
Description
8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
Manufacturer
AD [Analog Devices]
Datasheet
1.AD5424YCPZ-REEL.pdf
(32 pages)
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of V
V
Table 2.
Parameter
t
t
t
t
t
t
t
t
t
1
1
2
3
4
5
6
7
8
9
Guaranteed by design, not subject to production test.
REF
= 10 V, I
1
OUT
2 = 0 V; temperature range for Y version: −40°C to +125°C ; all specifications T
V
0
0
10
6
0
5
9
20
40
5
10
DD
DATA
R/W
= 2.5 V to 5.5 V
CS
t
1
DATA VALID
t
3
t
4
V
0
0
10
6
0
5
7
10
20
5
10
DD
= 4.5 V to 5.5 V
Figure 2. Timing Diagram
t
5
Rev. B | Page 5 of 32
t
2
DD
) and timed from a voltage level of (V
t
7
t
6
t
8
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns typ
ns max
ns typ
ns max
DATA VALID
MIN
AD5424/AD5433/AD5445
to T
Conditions/Comments
R/W to CS setup time
R/W to CS hold time
CS low time (write cycle)
Data setup time
Data hold time
R/W high to CS low
CS min high time
Data access time
Bus relinquish time
MAX
t
9
t
2
IL
, unless otherwise noted.
+ V
IH
)/2. V
DD
= 2.5 V to 5.5 V,