ISL70218SEH INTERSIL [Intersil Corporation], ISL70218SEH Datasheet
ISL70218SEH
Related parts for ISL70218SEH
ISL70218SEH Summary of contents
Page 1
... Applications for this amplifier include precision instrumentation, data acquisition and precision power supply controls. The ISL70218SEH is available lead hermetic ceramic flatpack and operates over the extended temperature range of -55°C to +125°C. Related Literature • AN1653, “ISL70218SRH Evaluation Board User’s Guide” ...
Page 2
... These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. 2. For Moisture Sensitivity Level (MSL), please see device information page for ISL70218SEH. For more information on MSL, please see Tech Brief TB363. 2 ...
Page 3
... Supply Current/Amplifier S I Source Current Capability S+ I Sink Current Capability S- V Supply Voltage Range SUPPLY 3 ISL70218SEH Thermal Information Thermal Resistance (Typical /mg 36V 10 Ld Flatpack Package (Notes 3, 4 Storage Temperature Range .-65°C to +150° 0.5V Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below - + - 0 ...
Page 4
... Input Offset Voltage Match Channel to OS Channel I Input Offset Current OS I Input Bias Current B V Common Mode Input Voltage Range CMIR CMRR Common-Mode Rejection Ratio 4 ISL70218SEH ±15V 0V Open +25°C, unless otherwise noted. Boldface limits apply over the (Continued) CONDITIONS A = 101, V ...
Page 5
... Signal 10 OUT Fall Time 90 OUT t Settling Time to 0.01% s 10V Step; 10 OUT OS+ Positive Overshoot OS- Negative Overshoot 5 ISL70218SEH ±15V 0V Open +25°C, unless otherwise noted. Boldface limits apply over a total CONDITIONS 40V Valid Input Voltage ...
Page 6
... Step; 10 OUT OS+ Positive Overshoot OS- Negative Overshoot NOTE: 5. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. 6 ISL70218SEH ±5V 0V +25°C, unless otherwise noted. Boldface limits apply over the operating CONDITIONS Guaranteed by CMRR Test ...
Page 7
... These are not limits nor are they guaranteed. PARAMETER DESCRIPTION V Offset Voltage OS I Input Offset Current OS I Input Bias Current B I Supply Current/Amplifier S 7 ISL70218SEH V ±15V 0V 0V CONDITIONS 50k RAD 35 2 200 V = -13V to +13V 129 ...
Page 8
... CHANNEL-A 122 120 118 116 CHANNEL-B 114 112 110 -60 -40 - TEMPERATURE (°C) FIGURE 7. CMRR vs TEMPERATURE ISL70218SEH V = ±15V 0V 400 300 200 100 V = ±15V S -100 -200 -300 -400 80 100 120 140 160 FIGURE 4. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE ...
Page 9
... GAIN -20 -40 - ±15V S - 1MΩ L -100 1m 0.01 0 100 1k 10k 100k 1M 10M100M 1G FREQUENCY (Hz) FIGURE 13. OPEN-LOOP GAIN, PHASE vs FREQUENCY ISL70218SEH V = ±15V 0V Open 140 135 130 125 120 115 110 105 100 -60 -40 -20 = ±15V FIGURE 10. PSRR vs TEMPERATURE 140 ...
Page 10
... FIGURE 17. GAIN vs FREQUENCY vs OUTPUT VOLTAGE 100 V = ±15V 10k -60 -40 - TEMPERATURE (°C) FIGURE 19. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE ±15V 10k ISL70218SEH V = ±15V 0V 10k - 499 - 100 49 ...
Page 11
... FIGURE 23. OUTPUT VOLTAGE SWING vs LOAD CURRENT, V 1600 1400 V = ±21V S 1200 1000 800 600 400 -60 -40 - TEMPERATURE (°C) FIGURE 25. SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE 11 ISL70218SEH V = ±15V 0V +125°C +25°C 0.01 -55°C 0.001 1.0 10 FIGURE 22. OUTPUT OVERHEAD VOLTAGE LOW vs LOAD CURRENT, +125°C +75° ...
Page 12
... 10V OUT P-P +125°C 0.01 C-WEIGHTED 22Hz TO 500kHz 0.001 0.0001 10 100 1k FREQUENCY (Hz) FIGURE 31. THD+N vs FREQUENCY vs TEMPERATURE ISL70218SEH V = ±15V 0V 100 100 V = ±18V 0.1 0.1 1k 10k 100k 0.1 FIGURE 28. INPUT NOISE VOLTAGE (en) AND CURRENT (in) vs 500 ...
Page 13
... FIGURE 35. LARGE SIGNAL 10V STEP RESPONSE, V 100 -20 -40 -60 -80 -100 0 0.2 0.4 0.6 0.8 1.0 TIME (µs) FIGURE 37. SMALL SIGNAL TRANSIENT RESPONSE ±5V, ±15V S 13 ISL70218SEH V = ±15V 0V 1.0 0.1 +125°C 0.01 0.001 -55°C +125°C 0.0001 TEMPERATURE, FIGURE 34. THD+N vs OUTPUT VOLTAGE (V OUT 2 ...
Page 14
... TIME (µs) FIGURE 41. POSITIVE OUTPUT OVERLOAD RESPONSE TIME ±5V S 100 V = ±15V 100 V 1 0.10 0. 100 1k 10k FREQUENCY (Hz) FIGURE 43. OUTPUT IMPEDANCE vs FREQUENCY ISL70218SEH V = ±15V 0V Open ±15V 100 10k 100mV IN P-P OVERDRIVE = 1V -80 ...
Page 15
... LOAD CAPACITANCE (nF) FIGURE 45. OVERSHOOT vs CAPACITIVE LOAD 10k FREQUENCY (Hz) FIGURE 47. IMAX OUTPUT VOLTAGE vs FREQUENCY 15 ISL70218SEH V = ±15V 0V 0.001 1 10 100 = ±15V FIGURE 46. OVERSHOOT vs CAPACITIVE LOAD ...
Page 16
... The ISL70218SEH is immune to output phase reversal out to 0.5V beyond the rail (V Single Channel Usage The ISL70218SEH is a dual op amp. If the application requires only one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel oscillates if the input and output pins are floating. This results in higher-than-expected supply currents and possible noise injection into the channel being used ...
Page 17
... OUTMAX where • Maximum power dissipation of one amplifier MAX • Total supply voltage S • Maximum quiescent supply current of one amplifier qMAX • Maximum output voltage swing of the application OUTMAX • Load resistance L 17 ISL70218SEH (EQ OUTMAX (EQ. 2) ------------------------ R L FN7957.1 August 24, 2012 ...
Page 18
... Thickness: 355µm ± 25µm (14 mils ± 1 mil) Interface Materials GLASSIVATION Type: Nitrox Thickness: 15kÅ Metallization Mask Layout OUT_A -IN_A +IN_A V- 18 ISL70218SEH TOP METALLIZATION Type: AlCu (99.5%/0.5%) Thickness: 30kÅ BACKSIDE FINISH Silicon PROCESS Ω (min) Dielectrically Isolated Complementary Bipolar - PR40 ASSEMBLY RELATED INFORMATION SUBSTRATE POTENTIAL ...
Page 19
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see 19 ISL70218SEH TABLE 1. DIE LAYOUT X-Y COORDINATES X Y (µ ...
Page 20
... Dimension Q shall be measured at the point of exit (beyond the menis- cus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH. 20 ISL70218SEH K10.A 10 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE A A SYMBOL D ...