ATF22LV10C ATMEL [ATMEL Corporation], ATF22LV10C Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
ATF22LV10C
Manufacturer Part Number
ATF22LV10C
Description
High Performance E2 PLD
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
1.ATF22LV10C.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATF22LV10C-10JC
Manufacturer:
WEITRON
Quantity:
3 126
Part Number:
ATF22LV10C-10JU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATF22LV10C-10XC
Manufacturer:
FAIRCHILL
Quantity:
1
Part Number:
ATF22LV10C-10XU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF22LV10C-15PC
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
ATF22LV10C-15SC
Manufacturer:
TOSHIBA
Quantity:
630
Part Number:
ATF22LV10C-15SC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF22LV10C-15SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATF22LV10C-15XC
Manufacturer:
TI
Quantity:
219
Company:
Part Number:
ATF22LV10C-15XI
Manufacturer:
SONY
Quantity:
5
0780M–PLD–7/10
8.
Power-down Mode
The Atmel
PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the
PD pin is high, the device supply current is reduced to less than 100mA. During power-down, all output data and
internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any
outputs which were in an undetermined state at the onset of power-down will remain at the same state. During
power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to
insure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is
enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input.
However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback
product term array inputs.
PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When
the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.
Note:
Figure 8-1.
Figure 8-2.
INPUT
DATA
OE
Some programmers list the 22V10 JEDEC-compatible 22V10C (no PD used) separately from the non-22V10 JEDEC-
compatible 22V10CEX (with PD used).
INPUT
®
ATF22LV10C includes an optional pin controlled power-down feature. When this mode is enabled, the
Input Diagram
I/O Diagram
V
V
CC
CC
PROTECTION
100K
CIRCUIT
ESD
I/O
100K
V
CC
Atmel ATF22LV10C
7