EP1K50 ALTERA [Altera Corporation], EP1K50 Datasheet - Page 20

• Manufacturer Part Number: EP1K50
• Description: 1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
• Manufacturer: ALTERA [Altera Corporation]

1–20
Flash In-System Programming (ISP)
Configuration Handbook (Complete Two-Volume Set)
f
1
The controller chip features a programmable oscillator that can output four different
frequencies. The various settings generate clock outputs at frequencies as high as 10,
33, 50, and 66 MHz, as listed in
Table 1–7. Internal Oscillator Frequencies
Clock source, oscillator frequency, and clock divider (N) settings can be made in the
Quartus II software, by accessing the Configuration Device Options inside the
Device Settings window or the Convert Programming Files window. The same
window can be used to select between the internal oscillator and the external clock
(EXCLK) input pin as your configuration clock source. The default setting selects the
internal oscillator at the 10 MHz setting as the clock source, with a divide factor of 1.
For more information about making the configuration clock source, frequency, and
divider settings, refer to the
of the Configuration Handbook.
The flash memory inside enhanced configuration devices can be programmed
in-system via the JTAG interface and the external flash interface. JTAG-based
programming is facilitated by the configuration controller in the enhanced
configuration device. External flash interface programming requires an external
processor or FPGA to control the flash.
The enhanced configuration device flash memory supports 100,000 erase cycles.
JTAG-based Programming
The IEEE Std. 1149.1 JTAG Boundary Scan is implemented in enhanced configuration
devices to facilitate the testing of its interconnection and functionality. Enhanced
configuration devices also support the ISP mode. The enhanced configuration device
is compliant with the IEEE Std. 1532 draft 2.0 specification.
The JTAG unit of the configuration controller communicates directly with the flash
memory. The controller processes the ISP instructions and performs the necessary
flash operations. The enhanced configuration devices support a maximum JTAG TCK
frequency of 10 MHz.
During JTAG-based ISP, the external flash interface is not available. Before the JTAG
interface programs the flash memory, an optional JTAG instruction (PENDCFG) can be
used to assert the FPGA’s nCONFIG pin (via the nINIT_CONF pin). This will keep the
FPGA in reset and terminate any internal flash access. This function prevents
contention on the flash pins when both JTAG ISP and an external FPGA or processor
try to access the flash simultaneously. The nINIT_CONF pin is released when the
initiate configuration (nINIT_CONF) JTAG instruction is updated. As a result, the
FPGA is configured with the new configuration data stored in flash.
Frequency Setting
10
33
50
66
Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
Min (MHz)
Altera Enhanced Configuration Devices
21.0
32.0
42.0
6.4
Table
1–7.
Typ (MHz)
26.5
40.0
53.0
8.0
© December 2009 Altera Corporation
chapter in volume 2
Functional Description
Max (MHz)
10.0
33.0
50.0
66.0