PIC17C756A MICROCHIP [Microchip Technology], PIC17C756A Datasheet - Page 214
![no-image](/images/no-image-200.jpg)
PIC17C756A
Manufacturer Part Number
PIC17C756A
Description
High-Performance 8-bit CMOS EPROM Microcontrollers with 10-bit A/D
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
1.PIC17C756A.pdf
(304 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC17C756A
Manufacturer:
Microchip
Quantity:
6
Company:
Part Number:
PIC17C756A-16/L
Manufacturer:
MICROCHIP
Quantity:
101
Company:
Part Number:
PIC17C756A-16/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC17C756A-16/PT
Manufacturer:
SA
Quantity:
12 000
Company:
Part Number:
PIC17C756A-16/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Company:
Part Number:
PIC17C756A-16E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC17C756A-16E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC17C756A-16I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16I/L
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
PIC17C756A-16I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC17C756A-33
Manufacturer:
Microchip
Quantity:
5 510
Company:
Part Number:
PIC17C756A-33
Manufacturer:
INTEL
Quantity:
5 510
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC17C7XX
INFSNZ
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
If skip:
Example:
DS30289B-page 214
Before Instruction
After Instruction
operation
Decode
REG
REG
If REG
If REG
Q1
Q1
No
PC =
PC =
=
=
=
=
register ’f’
operation
Increment f, skip if not 0
[label]
0
d
(f) + 1
skip if not 0
None
The contents of register ’f’ are incre-
mented. If ’d’ is 0, the result is placed in
WREG. If ’d’ is 1, the result is placed
back in register ’f’.
If the result is not 0, the next instruction,
which is already fetched is discarded
and a NOP is executed instead, making
it a two-cycle instruction.
1
1(2)
HERE
ZERO
NZERO
Read
0010
Q2
Q2
No
REG
REG + 1
1;
Address (ZERO)
0;
Address (NZERO)
f
[0,1]
255
INFSNZ f,d
(dest),
INFSNZ
010d
operation
Process
Data
Q3
Q3
No
REG, 1
ffff
destination
operation
Write to
Q4
Q4
No
ffff
IORLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
Before Instruction
After Instruction
Decode
WREG
WREG
Q1
=
=
Inclusive OR Literal with WREG
[ label ]
0
(WREG) .OR. (k)
Z
The contents of WREG are OR’ed with
the eight-bit literal 'k'. The result is
placed in WREG.
1
1
IORLW
literal 'k'
Read
1011
Q2
0x9A
0xBF
k
2000 Microchip Technology Inc.
255
IORLW k
0011
0x35
Process
Data
Q3
kkkk
(WREG)
Write to
WREG
Q4
kkkk