PIC17C756A MICROCHIP [Microchip Technology], PIC17C756A Datasheet - Page 215
![no-image](/images/no-image-200.jpg)
PIC17C756A
Manufacturer Part Number
PIC17C756A
Description
High-Performance 8-bit CMOS EPROM Microcontrollers with 10-bit A/D
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
1.PIC17C756A.pdf
(304 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC17C756A
Manufacturer:
Microchip
Quantity:
6
Company:
Part Number:
PIC17C756A-16/L
Manufacturer:
MICROCHIP
Quantity:
101
Company:
Part Number:
PIC17C756A-16/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC17C756A-16/PT
Manufacturer:
SA
Quantity:
12 000
Company:
Part Number:
PIC17C756A-16/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Company:
Part Number:
PIC17C756A-16E/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC17C756A-16E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC17C756A-16I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-16I/L
Manufacturer:
MICROCH
Quantity:
20 000
Part Number:
PIC17C756A-16I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC17C756A-33
Manufacturer:
Microchip
Quantity:
5 510
Company:
Part Number:
PIC17C756A-33
Manufacturer:
INTEL
Quantity:
5 510
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
IORWF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
2000 Microchip Technology Inc.
Before Instruction
After Instruction
Decode
RESULT =
WREG
RESULT =
WREG
Q1
=
=
register ’f’
Inclusive OR WREG with f
[ label ]
0
d
(WREG) .OR. (f)
Z
Inclusive OR WREG with register ’f’. If
’d’ is 0, the result is placed in WREG. If
’d’ is 1, the result is placed back in
register ’f’.
1
1
IORWF
Read
0000
Q2
0x13
0x91
0x13
0x93
f
[0,1]
255
RESULT, 0
IORWF
100d
Process
Data
Q3
ffff
f,d
(dest)
destination
Write to
Q4
ffff
LCALL
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
Before Instruction
After Instruction
operation
Decode
SUBROUTINE =
PC
PC
Q1
No
operation
Long Call
[ label ]
0
PC + 1
k
None
LCALL allows an unconditional subrou-
tine call to anywhere within the 64K
program memory space.
First, the return address (PC + 1) is
pushed onto the stack. A 16-bit desti-
nation address is then loaded into the
program counter. The lower 8-bits of
the destination address are embedded
in the instruction. The upper 8-bits of
PC are loaded from PC high holding
latch, PCLATH.
1
2
MOVLW
MOVPF
LCALL
literal ’k’
Read
1011
Q2
No
=
=
k
PCL, (PCLATH)
PIC17C7XX
255
16-bit Address
?
Address (SUBROUTINE)
HIGH(SUBROUTINE)
WREG, PCLATH
LOW(SUBROUTINE)
LCALL
TOS;
0111
operation
Process
Data
Q3
No
DS30289B-page 215
k
kkkk
register PCL
PCH
operation
Write
Q4
No
kkkk