SAB-C167SR-LM SIEMENS [Siemens Semiconductor Group], SAB-C167SR-LM Datasheet - Page 47

no-image

SAB-C167SR-LM

Manufacturer Part Number
SAB-C167SR-LM
Description
16-Bit CMOS Single-Chip Microcontroller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB-C167SR-LM
Manufacturer:
INFINEON
Quantity:
17
Part Number:
SAB-C167SR-LM
Manufacturer:
SIEMENS
Quantity:
4 495
Part Number:
SAB-C167SR-LM
Manufacturer:
HP
Quantity:
4 500
Part Number:
SAB-C167SR-LM
Manufacturer:
Infineon
Quantity:
1 022
Part Number:
SAB-C167SR-LM
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
SAB-C167SR-LM HA+
Manufacturer:
Infineon Technologies
Quantity:
10 000
Phase Locked Loop
When pin P0.15 (P0H.7) is high (‘1’) during reset the on-chip phase locked loop is enabled and
provides the CPU clock. The PLL multiplies the input frequency by 4 (i.e.
fourth transition of
synchronization is done smoothely, i.e. the CPU clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of
to
The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the
minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly
adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator)
the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula
and figure below).
For a period of N
So for a period of 3 TCLs (i.e. N = 3): D
and TCL
This is especially important for bus cycles using waitstates and eg. for the operation of timers, serial
interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or
measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.
Figure 12
Approximated Maximum PLL Jitter
Semiconductor Group
f
XTAL
. The slight variation causes a jitter of
min
= TCL
TCL
NOM
TCL the minimum value is computed using the corresponding deviation D
f
XTAL
min
(1 – 3.8 / 100) = TCL
= TCL
the PLL circuit synchronizes the CPU clock to the input clock. This
NOM
(1 – D
3
= 4 – 3 /15 = 3.8 %,
N
f
NOM
/ 100)
CPU
44
which also effects the duration of individual TCLs.
0.962 (24.1 nsec @
f
D
where N = number of consecutive TCLs
and 1
CPU
N
=
is constantly adjusted so it is locked
(4 – N /15) [%],
N
40.
f
CPU
f
CPU
= 20 MHz).
=
f
XTAL
4). With every
C167SR
N
:

Related parts for SAB-C167SR-LM