XCF16PVO48C XILINX [Xilinx, Inc], XCF16PVO48C Datasheet - Page 20
![no-image](/images/no-image-200.jpg)
XCF16PVO48C
Manufacturer Part Number
XCF16PVO48C
Description
Platform Flash In-System Programmable Configuration PROMs
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XCF16PVO48C.pdf
(46 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCF16PVO48C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
DS123 (v2.11.1) March 30, 2007
Product Specification
TMS
TDO
TCK
TDI
V
CCJ
R
V
CCO
V
Notes:
1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet or FPGA family
2 For compatible voltages, refer to the appropriate data sheet.
3 CS_B (or CS) and RDWR_B (or WRITE) must be either driven Low or pulled down externally. One option is shown.
4 The BUSY pin is only available with the XCFxxP Platform Flash PROM (only certain FPGA families require the BUSY
5 In Slave SelectMAP mode, the configuration interface can be clocked by an external oscillator, or, optionally, the
6 For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROG_B, then it must be
CCINT
configuration user guide.
pin connection for high-frequency SelectMAP mode configuration). For FPGAs that do not have a BUSY pin or do not
use their BUSY pin during configuration, the Platform Flash PROM BUSY pin should be unconnected or grounded.
For BUSY pin requirements, refer to the appropriate FPGA data sheet or FPGA family configuration user guide.
CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal
is used, then CLKOUT must be tied to a 4.7 kΩ resistor pulled up to V
tied to V
V
V
V
TDI
TMS
TCK
GND
CCINT
CCO
CCJ
XCFxxP
Platform Flash
PROM
CCO
(2)
(2)
External
Oscillator
via a 4.7 kΩ pull-up resistor.
OE/RESET
(5)
BUSY
Figure 10: Configuring in Slave SelectMAP Mode
CLK
D[0:7]
CF
CEO
TDO
CE
(5)
(6)
(4)
V
CCO
(2)
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMs
(1)
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
TDI
TMS
TCK
GND
Xilinx FPGA
Slave SelectMAP
CCO
(4)
.
MODE PINS
RDWR_B
CS_B
TDO
(1)
1KΩ
PROG_B
BUSY
1KΩ
INIT_B
DONE
D[0:7]
CCLK
(4)
I/O
I/O
...OPTIONAL
Slave FPGAs
with identical
configurations
(3)
(3)
ds123_15_012907
20