HD9P6409-9 INTERSIL [Intersil Corporation], HD9P6409-9 Datasheet
HD9P6409-9
Available stocks
Related parts for HD9P6409-9
HD9P6409-9 Summary of contents
Page 1
... Low Operating Power: 50mW Typical at +5V • Available in 20 Lead Dual-In-Line and 20 Pad LCC Package Ordering Information TEMPERATURE PACKAGE RANGE 1 MEGABIT/SEC o o PDIP - +85 C HD3-6409 SOIC - +85 C HD9P6409 CERDIP - +85 C HD1-6409 DESC - 125 C 5962-9088801MRA o o CLCC - +85 C ...
Page 2
Block Diagram BOI DATA INPUT BZI LOGIC UDI EDGE DETECTOR RST RESET SD SD/CDS IX OSCILLATOR Logic Symbol HD-6409 5-BIT SHIFT REGISTER AND DECODER COMMAND SYNC GENERATOR INPUT/ MANCHESTER OUTPUT ENCODER SELECT COUNTER CIRCUITS ...
Page 3
Pin Description PIN NUMBER TYPE SYMBOL NAME 1 I BZl Bipolar Zero Input 2 I BOl Bipolar One Input 3 I UDI Unipolar Data Input 4 I/O SD/CDS Serial Data/Com- mand Data Sync 5 O SDO Serial Data Out 6 ...
Page 4
Pin Description PIN NUMBER TYPE SYMBOL NAME Speed Select 18 O BZO Bipolar Zero Output 19 O BOO Bipolar One Out NOTE: (I) Input (O) Output Encoder Operation The encoder uses ...
Page 5
There is a three bit delay between UDI, BOl, or BZI input and the decoded NRZ data transmitted out of SDO. Control of the decoder outputs is provided by the RST pin. When RST is low, SDO, DCLK and NVM ...
Page 6
Manchester Code Nonreturn-to-Zero (NRZ) code represents the binary values logic-O and Iogic-1 with a static level maintained throughout the data cell. In contrast, Manchester code represents data with a level transition in the middle of the data cell. Manches- ter ...
Page 7
Using the 6409 as a Manchester Encoded UART BIPOLAR IN BIPOLAR IN RESET ‘164 DATA IN CP ‘273 PARALLEL DATA OUT HD-6409 BZI V CC BOI BOO UDI BZO SD/CDS SS SDO ECLK SRST CTS NVM ...
Page 8
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
AC Electrical Specifications V CC SYMBOL PARAMETER f Clock Frequency C t Clock Period C t Bipolar Pulse Width 1 t One-Zero Overlap 3 t Clock High Time CH t Clock Low Time CL t Serial Data Setup Time CE1 ...
Page 10
Timing Waveforms BIT PERIOD BOI BZI COMMAND SYNC BOI BZI DATA SYNC T 1 BOI BZI T 4 ONE T UDI 2 COMMAND SYNC T UDI 2 DATA ...
Page 11
Timing Waveforms (Continued) ECLK SD/CDS CTS BZO t CE4 BOO t CE5 ECLK FIGURE 12. ENCODER TIMING DCLK UDI MANCHESTER LOGIC-1 SDO NVM NOTE: Manchester Data-In is not synchronous with Decoder Clock. Decoder Clock is synchronous with decoded NRZ out ...
Page 12
Timing Waveforms (Continued) UDI MANCHESTER ‘1’ ECLK BZO MANCHESTER ‘1’ SDO NVM Test Load Circuit All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description ...