X5643 INTERSIL [Intersil Corporation], X5643 Datasheet
X5643
Available stocks
Related parts for X5643
X5643 Summary of contents
Page 1
... FN8135.1 detection circuitry protects the CC falls below the minimum thresholds are available, however, TRIP RESET/RESET Reset & X5643 = RESET X5645 = RESET Reset Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved CC returns ...
Page 2
... RESET/ RESET 4-6, 14 9-12, 15-17 X5643, X5645 V CC RESET/RESET SCK SI Chip Select Input. CS HIGH, deselects the device and the SO output pin high impedance state. Unless a nonvolatile write cycle is underway, the de- vice will be in the standby power mode. CS LOW enables the device, placing it in the active power mode ...
Page 3
... PRINCIPLES OF OPERATION Power-on Reset Application of power to the X5643/X5645 activates a power-on reset circuit. This circuit goes active at about 1V and pulls the RESET/RESET pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When V exceeds the device V ...
Page 4
... Figure 3. V Programming Sequence Flow Chart TRIP New V Applied = CC Old V Applied + Error CC Error ≥ Emax Emax = Maximum Desired Error 4 X5643, X5645 V Programming TRIP Execute Reset V TRIP Sequence Set Applied = CC CC Desired V TRIP Execute New V Set V TRIP Old V Sequence Apply ...
Page 5
... WRDI/RFLB 0000 0100 RSDR 0000 0101 WRSR 0000 0001 READ 0000 0011 WRITE 0000 0010 Note: *Instructions are shown MSB in leftmost position. Instructions are transferred MSB first. 5 X5643, X5645 X5643/ 10K Write Enable Latch The device contains a write enable latch. This latch must be SET before a write operation is initiated ...
Page 6
... The watchdog timer bits, WD0 and WD1, select the watchdog time out period. These nonvolatile bits are programmed with the WRSR instruction. 6 X5643, X5645 Device Pin Block WP# Protected Block X Protected 0 Protected X Protected 1 Protected ...
Page 7
... When the highest address is reached, the address counter rolls over to address $0000 allowing the read cycle to be continued indefinitely. The read opera- tion is terminated by taking CS high. Refer to the read EEPROM array sequence (Figure 1). 7 X5643, X5645 ...
Page 8
... SO Figure 7. Write Enable Latch Sequence CS SCK X5643, X5645 – The write enable latch is reset. – The flag bit is reset. – Reset signal is active for t Data Protection The following circuitry has been included to prevent inadvertent writes: – A WREN instruction must be issued to set the write enable latch. – ...
Page 9
... HIGH from HIGH to LOW to LOW Don’t Care: Changing: Changes State Not Allowed Known N/A Center Line is High Impedance 9 X5643, X5645 Bit Address Data Byte 3 ...
Page 10
... V Output HIGH voltage OH3 V Reset output LOW voltage OLS 10 X5643, X5645 COMMENT Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. .... -1.0V to +7V This is a stress rating only; the functional operation of the SS device (at these or any other conditions above those listed in the operational sections of this specification) is not implied ...
Page 11
... Input rise time RI (3) t Input fall time deselect time CS (4) t Write cycle time WC 11 X5643, X5645 = 5V CC Test A.C. TEST CONDITIONS CC Input pulse levels 5V Input rise and fall times Input and output timing level 4.6kΩ 30pF Parameter Max. Unit Conditions ...
Page 12
... CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile WC write cycle. Serial Output Timing CS SCK MSB Out ADDR SI LSB IN 12 X5643, X5645 Parameter t t CYC MSB–1 Out t ...
Page 13
... RESET Output Timing Symbol V Reset trip point voltage, X5643-4.5A, X5643-4.5A TRIP Reset trip point voltage, X5643, X5645 Reset trip point voltage, X5643-2.7A, X5645-2.7A Reset trip point voltage, X5643-2.7, X5645-2 hysteresis (HIGH to LOW vs. LOW to HIGH V TH TRIP t Power-up reset time out ...
Page 14
... Set Conditions TRIP TRIP SCK Reset Conditions TRIP SCK > Programmed V CC TRIP 14 X5643, X5645 Min. 100 450 1 400 100 t THD t TSU VPH VPS VPO VPH VPS t VPO ...
Page 15
... Program Voltage repeatability (successive program operations) tr TRIP (programmed at 25° program variation after programming (0-75°C). (programmed at 25°C) tv TRIP V programming parameters are periodically sampled and are not 100% tested. TRIP 15 X5643, X5645 = 1.7-5.5V; Temperature = 0°C to 70°C CC Description applied-V ) (programmed at 25°C) CC TRIP applied-V CC Min. Max. 1 ...
Page 16
... Temperature t vs. Temperature PURST 205 200 195 190 185 180 175 170 165 160 -40 25 Degrees °C 16 X5643, X5645 ) t vs. Voltage/Temperature (WD1 WDO 1.9 = 5V) 1.8 1.7 1.6 = 5V) 1.5 CC 1.4 1.3 1.2 1.1 = 3V, 5V vs. Voltage/Temperature (WD1 WDO 0 TRIP 0 ...
Page 17
... PACKAGING INFORMATION Half Shoulder Width On All End Pins Optional .073 (1.84) Typ. 0.010 (0.25) NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 17 X5643, X5645 8-Lead Plastic Dual In-Line Package Type P 0.430 (10.92) 0.360 (9.14) Pin 1 Index Pin 1 0.300 (7.62) Ref. Seating Plane 0.150 (3.81) ...
Page 18
... Plastic Small Outline Gullwing Package Type S Pin 1 Index Pin 1 0.014 (0.35) 0.020 (0.51) (4X) 7° 0.050 (1.27) 0.010 (0.25) 0.020 (0.50) 0° - 8° 0.016 (0.410) 0.037 (0.937) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 18 X5643, X5645 0.150 (3.80) 0.158 (4.00) 0.336 (8.55) 0.345 (8.75) 0.004 (0.10) 0.010 (0.25) X 45° 0.250" 0.0075 (0.19) 0.010 (0.25) FOOTPRINT 0.228 (5.80) 0.244 (6.20) ...
Page 19
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 19 X5643, X5645 Operating Part Number Temperature Range RESET (Active LOW) 0-70° ...