XC6118 TOREX [Torex Semiconductor], XC6118 Datasheet
XC6118
Available stocks
Related parts for XC6118
XC6118 Summary of contents
Page 1
... Since the sense pin is separated from the power supply pin, it allows the IC to monitor the other power supply. The XC6118 can maintain the state of detection even when voltage of the monitored power supply drops to 0V. Moreover, a release delay time can be adjusted by the external capacitor connected to the Cd pin. ...
Page 2
... VOUT 1 USP-4 （BOTTOM VIEW） the XC6118xxxA/B series, the dissipation pad should not be short-circuited with other pins the XC6118xxxC/D series, when the dissipation pad is short-circuited with other pins, connect it to the NC pin (No.2) pin before use. ■PIN ASSIGNMENT PIN NUMBER PIN NAME ...
Page 3
... XC6118CxxD (semi-custom). *The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118NxxC (semi-custom). *The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118NxxD (semi-custom). XC6118 ...
Page 4
... Storage Temperature Range NOTE: *1: CMOS output *2: N-ch open drain output 4/20 SYMBOL OUT (*1) XC6118C V OUT (*2) XC6118N V SEN USP-4 Pd SOT-25 Ta Tstg SYMBOL OUT (*1) XC6118C V OUT (*2) XC6118N V SEN USP-4 Pd SOT-25 Ta Tstg Ta=25℃ RATINGS UNITS V -0.3～7 -0.3～V +0 -0.3～7 -0.3～7.0 V ...
Page 5
... It is calculated from the voltage value and the current value of the V * calculated from the voltage value of the V *6: Maximum V voltage when V OUT This value is effective only to the XC6118C series (CMOS output). *7: Delay time from the time of V SEN *8: Delay time from the time ...
Page 6
... It is calculated from the voltage value and the current value of the V * calculated from the voltage value of the V *6: Maximum V voltage when V OUT This value is effective only to the XC6118C series (CMOS output). *7: Delay time from the time of V *8: Delay time from the time of V 6/20 CONDITIONS ...
Page 7
... XC6118C series (CMOS output). OUT2 * calculated from the voltage value and the current value of the V *5: Maximum V voltage when V OUT This value is effective only to the XC6118C series (CMOS output). *6: Delay time from the time of V *7: Delay time from the time of V CONDITIONS (* =0.8～ ...
Page 8
... XC6118C series (CMOS output). OUT2 * calculated from the voltage value and the current value of the V *5: Maximum V voltage when V OUT This value is effective only to the XC6118C series (CMOS output). *6: Delay time from the time of V *7: Delay time from the time of V 8/20 CONDITIONS (*1) ...
Page 9
... XC6118 Series TYP 9/20 ...
Page 10
... V A R=100kΩ VIN (No resistor needed for VOUT CMOS output products) V VSS R=100kΩ (No resistor needed for CMOS output products) Waveform Measurement Point *No delay capacitance pin available in the XC6118xxxC/D series. Circuit 2 Circuit 4 VIN VSEN VOUT XC6118 Series Cd VSS Circuit 6 VIN VSEN ...
Page 11
... pull-up resistor of the XC6118N series (N-ch open drain) is connected to added power supply different from the input voltage pin, the “High” level will be a voltage value where the pull-up resistor is connected. ② When the sense pin voltage keeps dropping and becomes equal to the detect voltage (V for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd) ...
Page 12
... XC6118 Series ■OPERATIONAL EXPLANATION (Continued) ④ When the sense pin voltage continues to increase up to the release voltage level (V the delay capacitance (Cd) discharge will be turned OFF, and the delay capacitance (Cd) will start discharging via a delay resistor (Rdelay). The inverter (Inv Threshold while the sense pin voltage keeps higher than the detect voltage (V ...
Page 13
... IN pin and the sense pin, and to apply the voltage over from electrical characteristics, DS OUT1 ≦0.1V at detect, =2.0V 3.0V and V IN PULL OUT / I OUT NOTE： OFF OUT LEAK Figure 4: Circuit example of XC6118N Series XC6118 Series -GND and IN pin IN ) LEAK 13/20 ...
Page 14
... Detect Voltage vs. Ambient Temperature XC6118C25Ax 2.55 2.50 2.45 -50 - Ambient Temperature ℃ ) 14/20 VIN=3.0V Ta=85 ℃ 25 ℃ -40 ℃ 1.2 1.0 Ta=85 ℃ 0.8 25 ℃ 0.6 0.4 -40 ℃ 0.2 0 (4) Detect Voltage vs. Input Voltage VIN=4.0V 2.55 2.50 2.45 75 100 XC6118C25Ax VSEN=2.75V Ta=85 ℃ 25 ℃ -40 ℃ Input Voltage: VIN (V) XC6118C25Ax Ta=25 ℃ 85 ℃ -40 ℃ 1.0 2.0 3.0 4.0 5.0 6.0 Input Voltage: VIN (V) ...
Page 15
... XC6118 XC6118C25Ax VSEN=0V VDS=0.5V Ta=-40 ℃ 25 ℃ 85 ℃ Input Voltage : VIN (V) XC6118N25Ax VSEN=VIN Pull-up=VIN R=100k Ω Ta=85 ℃ 25 ℃ -40 ℃ 0.5 1 1.5 2 2.5 3 Input Voltage : VIN (V) XC6118C25Ax VDS(Pch)=0.5V Ta=85 ℃ 25 ℃ -40 ℃ Input Voltage : VIN (V) Series ...
Page 16
... Leakage Current vs. Supply Voltage XC6118N25Ax VIN=VSEN=6.0V 0.25 0.20 0.15 0. Output Voltage: VOUT (V) 16/20 (11) Release Delay Time vs. Delay Capacitance 50 75 100 (13) Leakage Current vs. Ambient Temperature Ta=25 ℃ 2.0V 0 XC6118C25Ax Ta=25 ℃ 10000 VIN=1.0V 1000 3.0V 6.0V 100 =Cd×2.0×10 ×0.69 DR 0.1 0.0001 0.001 0.01 0.1 Delay Capacitor μ F) XC6118N25Ax VIN=VSEN=6.0V VOUT=6.0V 0.25 0.20 ...
Page 17
... INFORMATION ●USP-4 ●USP-4 Reference Pattern Layout 1.0 0.35 0. 0.6 ●USP-4 Reference Metal Mask Design ●SOT-25 XC6118 Series 17/20 ...
Page 18
... No built-in delay capacitance pin with hysteresis 5% (TYP built-in delay capacitance pin with hysteresis less than 1% D ④⑤ represents production lot number inverted characters repeated. ( and W excluded) *No character inversion used. 18/20 N-ch Open Drain Output (XC6118N Series) MARK VOLTAGE (V) T 0.X U 1 ...
Page 19
... No built-in delay capacitance pin with hysteresis 5% (TYP built-in delay capacitance pin with hysteresis less than 1% D ④⑤ represents production lot number inverted characters repeated. ( and W excluded) *No character inversion used. N-ch Open Drain Output (XC6118N Series) MARK VOLTAGE (V) T 0 ...
Page 20
... XC6118 Series 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet date assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet ...