XR16M781IL24 EXAR [Exar Corporation], XR16M781IL24 Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
XR16M781IL24
Manufacturer Part Number
XR16M781IL24
Description
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
Manufacturer
EXAR [Exar Corporation]
Datasheet
1.XR16M781IL24.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16M781IL24-F
Manufacturer:
FSC
Quantity:
4 893
Part Number:
XR16M781IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16M781
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
LCR[1:0]: TX and RX Word Length Select
These two bits specify the word length to be transmitted or received.
4.6
T
Table-A
Table-B
Table-C
Table-D
T
RIGGER
ABLE
Line Control Register (LCR) - Read/Write
FCTR
B
IT
0
0
1
1
-5
T
ABLE
FCTR
B
IT
0
1
0
1
-4
9: T
RANSMIT AND
B
FCR
IT
0
0
1
1
0
0
1
1
0
0
1
1
X
-7
BIT-1
0
0
1
1
B
FCR
IT
X
0
1
0
1
0
1
0
1
0
1
0
1
-6
R
ECEIVE
B
FCR
BIT-0
IT
X
0
0
0
1
1
0
0
1
1
0
1
0
1
-5
FIFO T
BIT
FCR
30
X
0
0
1
0
1
0
1
0
1
-4
RIGGER
T
Programmable
FCTR[7] = 0.
RIGGER
W
1 (default)
R
via TRG
register.
ORD LENGTH
5 (default)
T
ECEIVE
ABLE AND
14
16
24
28
16
56
60
4
8
8
8
6
7
8
L
EVEL
Programmable
L
FCTR[7] = 1.
EVEL
1 (default)
T
T
register.
via TRG
RANSMIT
RIGGER
L
EVEL
16
24
30
16
32
56
8
8
S
ELECTION
16C550, 16C2550,
16C2552, 16C554,
16C580
16C650A
16C654
16L2752, 16C2850,
16C2852, 16C850,
16C854, 16C864
C
OMPATIBILITY
REV. 1.0.1