71M6545 MAXIM [Maxim Integrated Products], 71M6545 Datasheet - Page 91

no-image

71M6545

Manufacturer Part Number
71M6545
Description
Four-Quadrant Metering, Phase Metrology Processors Flash/RAM Size
Manufacturer
MAXIM [Maxim Integrated Products]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
71M6545-IGT/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
71M6545-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6545-IGTR/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
PDS_6545_009
v1.0
Name
FIR_LEN[1:0]
FLSH_ERASE[7:0]
FLSH_MEEN
FLSH_PEND
FLSH_PGADR[6:0]
FLSH_PSTWR
SFR B7[7:1]
SFR 94[7:0]
SFR B2[1]
SFR B2[3]
SFR B2[2]
210C[2:1]
Location
Rst Wk Dir
0
0
0
0
0
0
0
0
0
0
0
0
R/W
R/W
W
W
W
R
© 2008–2011 Teridian Semiconductor Corporation
Description
Determines the number of ADC cycles in the ADC decimation FIR filter.
PLL_FAST = 1:
PLL_FAST = 0:
The ADC LSB size and full-scale values depend on the FIR_LEN[1:0] setting. Refer to
Table 73
Flash Erase Initiate
0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a write to
0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write to
Any other pattern written to FLSH_ERASE has no effect.
Mass Erase Enable
1 = Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
Indicates that a posted flash write is pending. If another flash write is attempted, it is
ignored.
Flash Page Erase Address
Must be re-written for each new Page Erase cycle.
Enables posted flash writes. When 1, and if CE_E = 1, flash write requests are stored
in a one element deep FIFO and are executed when CE_BUSY falls. FLSH_PEND can
be read to determine the status of the FIFO. If FLSH_PSTWR = 0 or if CE_E = 0, flash
writes are immediate.
FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or the Flash Page
Erase cycle. Specific patterns are expected for FLSH_ERASE in order to initiate the
appropriate Erase cycle. (default = 0x00).
0 = Mass Erase disabled (default).
Flash Page Address (page 0 thru 63) that is erased during the Page Erase cycle.
(default = 0x00).
FLSH_PGADR[6:0] (SFR 0xB7).
FLSH_MEEN (SFR 0xB2) and the debug (CC) port must be enabled.
on page
106
and
Table 91
FIR_LEN[1:0]
FIR_LEN[1:0]
00
01
10
00
01
10
on page
ADC Cycles
ADC Cycles
122
Not Allowed
for details.
141
288
384
135
276
Data Sheet 71M6545/H
91

Related parts for 71M6545