TN2124_07 SUTEX [Supertex, Inc], TN2124_07 Datasheet

no-image

TN2124_07

Manufacturer Part Number
TN2124_07
Description
N-Channel Enhancement-Mode Vertical DMOS FET
Manufacturer
SUTEX [Supertex, Inc]
Datasheet
Features
Applications
-G indicates package is RoHS compliant (‘Green’)
Absolute Maximum Ratings
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
* Distance of 1.6mm from case for 10 seconds.
Ordering Information
Parameter
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
Operating and storage temperature
Soldering temperature*
BV
Logic level interfaces – ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
DSS
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low C
Excellent thermal stability
Integral Source-Drain diode
High input impedance and high gain
Complementary N- and P-channel devices
240
(V)
/BV
ISS
DGS
and fast switching speeds
R
max
DS(ON)
(Ω)
15
V
max
2.0
GS(th)
(V)
N-Channel Enhancement-Mode
Vertical DMOS FET
TO-236AB (SOT-23)
Package Option
TN2124K1-G
-55
O
C to +150
300
Value
BV
BV
±20V
DGS
DSS
O
O
C
C
General Description
This
transistor utilizes a vertical DMOS structure and Supertex’s
well-proven,
combination produces a device with the power handling
capabilities of bipolar transistors and the high input impedance
and positive temperature coeffi cient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a wide
range of switching and amplifying applications where very
low threshold voltage, high breakdown voltage, high input
impedance, low input capacitance, and fast switching speeds
are desired.
Pin Confi guration
Product Marking
low
N1CW
threshold,
silicon-gate
TO-236AB (SOT-23) (K1)
TO-236AB (SOT-23) (K1)
DRAIN
W = Code for week sealed
enhancement-mode
manufacturing
GATE
SOURCE
process.
TN2124
(normally-off)
This

Related parts for TN2124_07

TN2124_07 Summary of contents

Page 1

N-Channel Enhancement-Mode Vertical DMOS FET Features ► Free from secondary breakdown ► Low power drive requirement ► Ease of paralleling ► Low C and fast switching speeds ISS ► Excellent thermal stability ► Integral Source-Drain diode ► High input impedance ...

Page 2

Thermal Characteristics Package (continuous) TO-236AB (SOT-23) (K1) Notes (continuous) is limited by max rated T D Electrical Characteristics Sym Parameter BV Drain-to-source breakdown voltage DSS V Gate threshold voltage GS(th) ΔV Change in V with temperature GS(th) GS(th) ...

Page 3

Typical Performance Curves Output Characteristics 2.0 1.6 1.2 0.8 0 (volts) DS Transconductance vs. Drain Current 1 25V DS 0.8 0.6 0.4 0 125 0.2 0.4 ...

Page 4

Typical Performance Curves BV Variation with Temperature DSS 1.1 1.0 0.9 - Transfer Characteristics 1.0 0.8 0.6 0.4 0 (volts) GS Capacitance vs. Drain-to-Source Voltage 100 75 f ...

Page 5

TO-236AB (SOT-23) Package Outline (K1) 2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch Top View Side View Symbol A A1 MIN 0.89 0.01 Dimension NOM - - (mm) MAX 1.12 0.10 JEDEC ...

Related keywords