HCS244D Intersil Corporation, HCS244D Datasheet

no-image

HCS244D

Manufacturer Part Number
HCS244D
Description
Radiation Hardened Octal Buffer/Line Driver/ Three-State
Manufacturer
Intersil Corporation
Datasheet
September 1995
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Features
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K RAD (Si)/s
• SEP Effective LET No Upsets: >100 MEV-cm
• Single Event Upset (SEU) Immunity < 2 x 10
• Dose Rate Survivability: >1 x 10
• Dose Rate Upset >10
• Latch-Up Free Under Any Conditions
• Fanout (Over Temperature Range)
• Military Temperature Range: -55
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
• Input Current Levels Ii
Description
The Intersil HCS244MS is a Radiation Hardened Non-
Inverting Octal Buffer/Line Driver, Three-State, with two
active-low output enables.
The HCS244MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCS244MS is supplied in a 20 lead Ceramic flatpack (K
suffix) or a SBDIP Package (D suffix).
Ordering Information
HCS244DMSR
HCS244KMSR
HCS244D/Sample
HCS244K/Sample
HCS244HMSR
Bit-Day (Typ)
- Bus Driver Outputs - 15 LSTTL Loads
- VIL = 0.3 VCC Max
- VIH = 0.7 VCC Min
PART NUMBER
10
RAD (Si)/s 20ns Pulse
5 A at VOL, VOH
TEMPERATURE RANGE
12
o
C to +125
-55
-55
RAD (Si)/s
o
o
C to +125
C to +125
+25
+25
+25
o
o
o
o
C
C
C
C
2
/mg
-9
o
o
C
C
Errors/
312
Pinouts
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
GND
OE
Octal Buffer/Line Driver, Three-State
A0
Y3
A1
Y2
A2
Y1
A3
Y0
SCREENING LEVEL
1
1
2
1
2
1
2
1
2
HCS244MS
FLATPACK PACKAGE (FLATPACK)
GND
20 LEAD CERAMIC DUAL-IN-LINE
20 LEAD CERAMIC METAL SEAL
METAL SEAL PACKAGE (SBDIP)
OE
A0
A1
A2
A3
Y3
Y2
Y1
Y0
MIL-STD-1835 CDFP4-F20
MIL-STD-1835 CDIP2-T20
1
1
2
1
2
1
2
1
2
10
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
10
TOP VIEW
TOP VIEW
Radiation Hardened
20 Lead SBDIP
20 Lead Ceramic Flatpack
20 Lead SBDIP
20 Lead Ceramic Flatpack
Die
20
19
18
17
16
15
14
13
12
11
20
19
18
17
16
15
14
13
12
11
Spec Number
File Number
PACKAGE
2
1
2
1
2
1
2
1
2
VCC
OE
Y0
A3
Y1
A2
Y2
A1
Y3
A0
2
1
2
1
2
1
2
1
2
518763
2132.2
VCC
OE
Y0
A3
Y1
A2
Y2
A1
Y3
A0

Related parts for HCS244D

HCS244D Summary of contents

Page 1

... SBDIP Package (D suffix). Ordering Information PART NUMBER TEMPERATURE RANGE HCS244DMSR HCS244KMSR HCS244D/Sample HCS244K/Sample HCS244HMSR CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 HCS244MS Octal Buffer/Line Driver, Three-State ...

Page 2

Functional Diagram 1Y0 1OE 2 1A0 H = High Voltage Level L = Low Voltage Level X = Immaterial Z = High Impedance HCS244MS 1Y1 1Y2 1Y3 2Y0 2Y1 ...

Page 3

Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7.0V Input Voltage ...

Page 4

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL Propagation Delay TPLH VCC = 4.5V Data to Output TPHL Enable to Output TPZL VCC = 4.5V Enable to Output TPZH VCC = 4.5V Disable to Output TPLZ VCC = 4.5V TPHZ ...

Page 5

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) PARAMETER SYMBOL Output Voltage Low VOL VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50 A Output Voltage High VOH VCC = 4.5V and 5.5V, VIH ...

Page 6

CONFORMANCE GROUPS Initial Test (Preburn-In) Interim Test I (Postburn-In) Interim Test II (Postburn-In) PDA Interim Test III (Postburn-In) PDA Final Test Group A (Note 1) Group B Subgroup B-5 Subgroup B-6 Group D NOTE: 1. Alternate group A testing in ...

Page 7

Intersil Space Level Product Flow - ‘MS’ Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM) GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects 100% Nondestructive Bond Pull, Method 2023 Sample - Wire Bond Pull Monitor, Method ...

Page 8

AC Timing Diagrams VIH INPUT VS VIL TPLH VOH VS OUTPUT VOL TTLH VOH 80% 20% OUTPUT VOL AC VOLTAGE LEVELS PARAMETER HCS VCC 4.50 VIH 3.00 VS 1.30 VIL 0 GND 0 Three-State Low Timing Diagrams VIH INPUT VS ...

Page 9

Three-State High Timing Diagrams VIH INPUT VS VIL TPZH VOH VT OUTPUT VOZ TRI-STATE HIGH VOLTAGE LEVELS PARAMETER HCS VCC 4.50 VIH 4.50 VS 2.25 VT 2.25 VW 3.60 GND 0 HCS244MS Three-State High Load Circuit DUT TPHZ VW UNITS ...

Page 10

... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords