P80C562 Philips Semiconductors, P80C562 Datasheet - Page 40

no-image

P80C562

Manufacturer Part Number
P80C562
Description
8-bit microcontroller
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C562EBA
Quantity:
1 235
Part Number:
P80C562EBA
Manufacturer:
NXP
Quantity:
44
Part Number:
P80C562EBA
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
P80C562EBA/02
Quantity:
50
Part Number:
P80C562EBA/02,512
Manufacturer:
ON
Quantity:
2 321
Part Number:
P80C562EBA/02,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C562EFA
Manufacturer:
PHILIPS
Quantity:
1 235
Part Number:
P80C562EFAA68
Manufacturer:
PHILIPS
Quantity:
1 235
Part Number:
P80C562EFAA68
Manufacturer:
CYP
Quantity:
900
Philips Semiconductors
Notes to the DC characteristics
1. The operating supply current is measured with all output pins disconnected;
2. The Idle mode supply current is measured with all output pins disconnected;
3. The Power-down current is measured with all output pins disconnected; XTAL2 not connected;
4. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the low level output
5. Capacitive loading on Ports 0 and 2 may cause the high level output voltage on ALE and PSEN to momentarily fall
6. V
7. The differential non-linearity (DL
8. The integral non-linearity (IL
9. The gain error (G
10. The offset error (OS
11. V
1997 Apr 08
Analog inputs
V
V
V
R
C
t
t
DL
IL
OS
G
M
C
ADS
ADC
SYMBOL
IN
REF+
REF
REF
IA
t
8-bit microcontroller
e
e
ctc
e
XTAL1 driven with t
EA = RST = Port 0 = EW = V
XTAL1 driven with t
EA = Port 0 = EW = V
EA = Port 0 = EW = V
voltage of ALE and Ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the Port 0 and
Port 2 pins when these pins make HIGH-to-LOW transitions during bus operations. In the most adverse condition
(capacitive loading
to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
below to 0.9V
transfer curve after appropriate adjustment of gain and offset error.
removing offset error, and the straight line which fits the ideal transfer curve. Gain error is constant at every point on
the transfer curve.
removing gain error, and a straight line which fits the ideal transfer curve. The offset error is constant at every point
of the actual transfer curve.
continuously increasing V
e
REF+
REF
= 5.12 V; V
= 0 V; V
analog input voltage
reference voltage (+)
reference voltage (
resistance between V
analog input capacitance
sampling time
conversion time
(including sample time)
differential non-linearity
integral non-linearity
offset error
gain error
channel-to-channel matching
crosstalk between P5 inputs
DD
DDA
specification when the address bits are stabilizing.
e
REF
) is the relative difference in percent between the straight line fitting the actual transfer curve after
= 5 V; V
r
r
e
= t
= t
) is the absolute difference between the straight line which fits the actual transfer curve after
100 pF), the noise pulse on the ALE line may exceed 0.8 V. In such events it may be required
PARAMETER
DD
DD
= 0 V; V
f
f
= 10 ns; V
= 10 ns; V
; RST = STADC = V
; RST = STADC = XTAL1 = V
IN
REF+
from 20 mV to 5.12 V in increments of 2 mV.
e
DD
) is the peak difference between the centre of the steps of the actual and the ideal
DDA
; STADC = V
REF+
= 5.12 V. The ADC is monotonic with no missing codes. Measurement by
e
) is the difference between the actual step width and the ideal step width.
IL
IL
= 5.0 V.
and V
= V
= V
SS
SS
REF
+ 0.5 V; V
+ 0.5 V; V
SS
SS
.
.
notes 7 and 11
notes 6 and 8
notes 6 and 10
notes 6 and 9
0 to 100 kHz
IH
IH
SS
40
= V
= V
CONDITIONS
.
DD
DD
0.5 V; XTAL2 not connected;
0.5 V; XTAL2 not connected;
AV
AV
5
SS
SS
MIN.
P83C562; P80C562
0.2
0.2
AV
AV
25
15
6t
24t
1
1
1
0.4
1
60
Product specification
CY
DD
DD
CY
MAX.
+ 0.2
+ 0.2
V
V
V
k
pF
LSB
LSB
LSB
%
LSB
dB
UNIT
s
s

Related parts for P80C562