A54SXxx Actel, A54SXxx Datasheet
A54SXxx
Related parts for A54SXxx
A54SXxx Summary of contents
Page 1
... PQFP VQFP TQFP PBGA FBGA © 2003 Actel Corporation • 66 MHz PCI • CPLD and FPGA Integration • Single Chip Solution • 100% Resource Utilization with 100% Pin Locking • 3.3V Operation with 5.0V Input Tolerance • ...
Page 2
... Actel’s SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon ...
Page 3
... A54SX32 — Package Definitions (Consult your local Actel sales representative for product availability.) PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch (1.0 mm) Ball Grid Array ...
Page 4
... Actel’s SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell). 4 antifuse interconnect elements, which are embedded between the M2 and M3 layers ...
Page 5
... niz Actel has arranged all C-cell and R-cell logic modules into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell ...
Page 6
... Actel’s high-drive routing structure provides three clock networks. The first clock, called HCLK, is hard wired from the HCLK buffer to the clock select MUX in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3 ...
Page 7
... Technology Actel’s SX family is implemented on a high-voltage twin-well CMOS process using 0.35µ design rules. The metal-to-metal antifuse is made combination of amorphous silicon Figure 5 • DirectConnect and FastConnect for Type 1 SuperClusters Type 2 SuperClusters Figure 6 • ...
Page 8
... No need for pull-up resistor for TMS The SX devices are fully supported by Actel’s line of FPGA development tools, including the Actel DeskTOP series and Designer Advantage tools. The Actel DeskTOP series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place and route tools. Designer Advantage, Actel’ ...
Page 9
The Silicon Explorer ...
Page 10
...
Page 11
...
Page 12
A54SX16P AC Specifications for (PCI Operation) Symbol Parameter I Switching Current High OH(AC) (Test Point) I Switching Current High OL(AC) (Test Point) I Low Clamp Current CL slew Output Rise Slew Rate R slew Output Fall Slew Rate F Notes: ...
Page 13
Figure 8 shows the 5.0V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P family. 0.50 0.45 0.40 0.35 0.30 0.25 ...
Page 14
Symbol ...
Page 15
54SX16P AC Specifications (3.3V PCI Operation) Symbol Parameter Condition 0 < V 0.3V Switching Current High I 0.7V OH(AC) (Test Point Switching Current ...
Page 16
Figure 9 shows the 3.3V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P family. 0.50 0.45 0.40 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0 –0.05 PCI I OH Minimum –0.10 –0.15 –0.20 Figure ...
Page 17
CCA CCR 3.3V 5.0V 3.3V 3.3V 3.3V 5.0V ...
Page 18
critical element of system reliability is the ability of electronic devices to safely dissipate ...
Page 19
...
Page 20
Step #2: Calculate Dynamic Power Consumption V *V CCA CCA m EQM n EQI p*f *( EQO L 0.5*( )+( EQCR 0.5*( )+(r ...
Page 21
The temperature that you select in Designer Series software ...
Page 22
Input Delays I/O Module t = 1.5 ns INY t IRD2 t = 0.5 ns SUD Routed Clock t = 1.5 ...
Page 23
GND 50% 50 ...
Page 24
SUD CLK Q CLR ...
Page 25
(Worst-Case ...
Page 26
(Worst-Case Commercial Conditions) Parameter Description Dedicated (Hard-Wired) Array Clock Network t Input LOW to ...
Page 27
(Worst-Case ...
Page 28
(Worst-Case Commercial Conditions) Parameter Description Dedicated (Hard-Wired) Array Clock Network t Input LOW to ...
Page 29
...
Page 30
(Worst-Case Commercial Conditions, V Parameter Description Dedicated (Hard-Wired) Array Clock Network t Input LOW ...
Page 31
...
Page 32
(Worst-Case Commercial Conditions, V Parameter Description 1 C-Cell Propagation Delays t Internal Array Module ...
Page 33
(Worst-Case ...
Page 34
CLKA/B Clock A and B These pins are 3.3V/5.0V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If ...
Page 35
...
Page 36
Pin Number ...
Page 37
...
Page 38
A54SX16, A54SX08 A54SX16P Pin Number Function Function 1 GND GND 2 TDI, I/O TDI, I/O 3 I/O I I/O 5 I/O I I/O 7 I/O I/O 8 I/O ...
Page 39
A54SX16, A54SX08 A54SX16P Pin Number Function Function 107 I/O I/O ...
Page 40
144 1 40 (continued) 144-Pin TQFP v3 ...
Page 41
144-Pin TQFP A54SX08 A54SX16P Pin Number Function Function 1 GND GND 2 TDI, I/O TDI, I/O 3 I/O I/O 4 I/O I/O 5 I/O I/O 6 ...
Page 42
TQFP (Continued) A54SX08 A54SX16P Pin Number Function Function 81 GND GND 82 I/O I/O 83 I/O I/O 84 I/O I/O 85 I/O I/O 86 I/O I/O 87 I/O I/O 88 I/O I CCA CCA 90 V ...
Page 43
...
Page 44
A54SX16, A54SX08 A54SX16P Pin Number Function Function 1 GND GND 2 TDI, I/O TDI, I I/O 4 I/O I/O 5 I/O I/O 6 I/O I/O 7 I/O I/O 8 I/O ...
Page 45
A54SX16, A54SX08 A54SX16P Pin Number Function Function 89 GND GND ...
Page 46
100 1 46 (continued) 100-Pin VQFP v3 ...
Page 47
-VQ FP A54SX08 Pin Number Function 1 GND 2 TDI, I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 TMS 8 V CCI ...
Page 48
313-Pin PBGA (Top View ...
Page 49
A54SX32 Pin Number Function Pin Number A1 GND AC15 A3 NC AC17 A5 I/O AC19 A7 I/O ...
Page 50
A54SX32 Pin Number Function Pin Number K10 I/O K12 I/O K14 I/O K16 I/O K18 I/O N11 K20 V N13 CCA K22 I/O N15 ...
Page 51
329-Pin PBGA (Top View ...
Page 52
A54SX32 Pin Number Function Pin Number A1 GND AA23 A2 GND AB1 A3 V AB2 CCI A4 NC AB3 A5 I/O AB4 A6 I/O AB5 A7 V AB6 CCI A8 NC ...
Page 53
A54SX32 Pin Number Function Pin Number G4 I/O L22 G20 I/O L23 G21 I/O G22 I/O G23 ...
Page 54
144-Pin FBGA (Top View (Continued ...
Page 55
A54SX08 Pin Number Function A1 I/O A2 I/O A3 I CCA A6 GND A7 ...
Page 56
... Table 1 on page order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as “Product Brief,” “Advanced,” “Production.” The definition of these categories ...
Page 57
... Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. Actel Corporation Actel Europe Ltd. 955 East Arques Avenue Dunlop House, Riverside Way Sunnyvale, California 94086 Camberley, Surrey GU15 3YL USA United Kingdom ...