X24641S8 Xicor, X24641S8 Datasheet

no-image

X24641S8

Manufacturer Part Number
X24641S8
Description
400 KHz 2-Wire Serial E 2 PROM
Manufacturer
Xicor
Datasheet
FUNCTIONAL DIAGRAM
64K
FEATURES
7026 3/27/97 T0/C0/D0 SH
Xicor, 1995, 1996 Patents Pending
1.8V to 3.6V, 2.5V to 5.5V and 4.5V to 5.5V
Power Supply Operation
Low Power CMOS
—Active Read Current Less Than 1mA
—Active Write Current Less Than 3mA
—Standby Current Less Than 1 A
400KHz Fast Mode 2-Wire Serial Interface
—Down to 1.8V
—Schmitt Trigger Input Noise Suppression
—Output Slope Control for Ground Bounce
Internally Organized 8K x 8
32 Byte Page Write Mode
—Minimizes Total Write Time Per Byte
Hardware Write Protect
Bidirectional Data Transfer Protocol
Self-Timed Write Cycle
—Typical Write Cycle Time of 5ms
High Reliability
—Endurance: 1,000,000 Cycles
—Data Retention: 100 Years
8-Lead SOIC
Noise Elimination
SERIAL E
AND ADDRESS (SDA)
2
PROM DATA
SCL
WP
S2
S1
S0
COMMAND
CONTROL
DECODE
400 KHz 2-Wire Serial E
SELECT
DEVICE
LOGIC
LOGIC
AND
X24641
1
DESCRIPTION
The X24641 is a CMOS Serial E
internally organized 8K x 8. The device features a
serial interface and software protocol allowing opera-
tion on a simple two wire bus. The bus operates at
400KHz all the way down to 1.8V.
Three device select inputs (S
devices to share a common two wire bus.
Hardware Write Protection is provided through a Write
Protect (WP) input pin on the X24641. When the WP
pin is HIGH, the upper quadrant of the Serial E
array is protected against any nonvolatile write
attempts.
Xicor Serial E
tested for applications requiring extended endurance.
Inherent data retention is greater than 100 years.
PROTECT
DECODE
LOGIC
WRITE
LOGIC
PAGE
2
PROM
2
PROM Memories are designed and
Y DECODE LOGIC
DATA REGISTER
WRITE VOLTAGE
CONTROL
E
ARRAY
8K x 8
2
PROM
Characteristics subject to change without notice
0
–S
2
) allow up to eight
2
8K x 8 Bit
PROM Memory,
7026 FM 01
2
PROM

Related parts for X24641S8

X24641S8 Summary of contents

Page 1

... SERIAL E PROM DATA AND ADDRESS (SDA) SCL Xicor, 1995, 1996 Patents Pending 7026 3/27/97 T0/C0/D0 SH X24641 400 KHz 2-Wire Serial E DESCRIPTION The X24641 is a CMOS Serial E internally organized The device features a serial interface and software protocol allowing opera- tion on a simple two wire bus. The bus operates at 400KHz all the way down to 1 ...

Page 2

X24641 PIN DESCRIPTIONS Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is a bidirectional pin used to transfer data into and out of the device. It ...

Page 3

X24641 DEVICE OPERATION The device supports a bidirectional, bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master ...

Page 4

X24641 Stop Condition All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the standby power mode ...

Page 5

X24641 DEVICE ADDRESSING Following a start condition, the master must output the address of the slave it is accessing. The first four bits of the Slave Address Byte are the device type identifier bits. These must equal “1010”. The next ...

Page 6

X24641 WRITE OPERATIONS Byte Write For a Byte Write Operation, the device requires the Slave Address Byte, the Word Address Byte 1, and the Word Address Byte 0, which gives the master access to any one of the bytes in ...

Page 7

X24641 Acknowledge Polling The maximum write cycle time can be significantly reduced using Acknowledge Polling. To initiate Acknowledge Polling, the master issues a start condi- tion followed by the Slave Address Byte for a write or read operation. If the ...

Page 8

X24641 Random Read Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the R/W bit set to one, the master must first perform a “Dummy” write operation. ...

Page 9

X24641 ABSOLUTE MAXIMUM RATINGS* Temperature under Bias X24641.......................................– +135 C Storage Temperature ........................– +150 C Voltage on any Pin with Respect to V .................................... –1V to +7V SS D.C. Output Current ..............................................5mA Lead Temperature (Soldering, 10 ...

Page 10

X24641 A.C. CONDITIONS OF TEST Input Pulse Levels V CC Input Rise and Fall Times Input and Output Timing Levels A.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.) Read & Program Cycle Limits Symbol f SCL Clock ...

Page 11

X24641 Bus Timing SCL t SU:STA SDA IN SDA OUT Program Cycle Limits Symbol Parameter (8) T Program Cycle Time WR Notes: (7) Typical values are for and nominal supply voltage (5V ...

Page 12

X24641 PACKAGING INFORMATION 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S PIN 1 INDEX (4X) 7 0.050 (1.27) 0.010 (0.25) 0.020 (0.50) 0 – 8 0.016 (0.410) 0.037 (0.937) NOTE: ALL DIMENSIONS IN INCHES (IN P ARENTHESES IN MILLIMETERS) ...

Page 13

... Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied. ...

Related keywords