ADIS16209_08 AD [Analog Devices], ADIS16209_08 Datasheet - Page 5

no-image

ADIS16209_08

Manufacturer Part Number
ADIS16209_08
Description
High-Accuracy, Dual-Axis Digital Inclinometer and Accelerometer
Manufacturer
AD [Analog Devices]
Datasheet
TIMING SPECIFICATIONS
T
Table 2.
Parameter
f
t
t
t
t
t
t
t
t
1
2
TIMING DIAGRAMS
SCLK
DATARATE
CS
DAV
DSU
DHD
DF
DR
SFS
Guaranteed by design, not tested.
Note that f
A
= 25°C, VDD = 3.3 V, tilt = 0°, unless otherwise noted.
S
means internal sample rate.
DOUT
SCLK
DIN
CS
Description
Fast mode, SMPL_PRD ≤ 0x07 (f
Normal mode, SMPL_PRD ≥ 0x08 (f
Chip select period, fast mode, SMPL_PRD ≤ 0x07 (f
Chip select period, normal mode, SMPL_PRD ≥ 0x08 (f
Chip select to clock edge
Data output valid after SCLK edge
Data input setup time before SCLK rising edge
Data input hold time after SCLK rising edge
Data output fall time
Data output rise time
CS high after SCLK edge
SCLK
CS
SCLK
DIN
CS
t
CS
1
MSB
WRITE = 1
READ = 0
W/R
W/R
2
(Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1)
DB14
t
A5
DAV
t
DSU
REGISTER ADDRESS
A4
3
S
A5
≥ 546 Hz)
DB13
A3
S
t
≤ 482 Hz)
STALL
Figure 2. SPI Chip Select Timing
A2
4
t
DHD
Figure 4. DIN Bit Sequence
=
t
A4
2
DATARATE
t
DB12
Figure 3. SPI Timing
Rev. 0 | Page 5 of 16
DATARATE
A1
DATA FRAME
2
t
5
A0
STALL
S
– 16/
≥ 546 Hz)
A3
DB11
DC7
S
f
≤ 482 Hz)
SCLK
DON’T CARE FOR READ COMMANDS
DC6
6
DATA FOR WRITE COMMANDS
A2
2
DB10
DC5 DC4
2
DC3 DC2 DC1
Min
0.01
0.01
40
100
48.8
24.4
48.8
5
D2
DB2
1
15
D1
DB1
DC0
Typ
5
5
16
LSB
LSB
Max
2.5
1.0
100
12.5
12.5
t
SFS
ADIS16209
Unit
MHz
MHz
μs
μs
ns
ns
ns
ns
ns
ns
ns

Related parts for ADIS16209_08