RFPIC12F675 MICROCHIP [Microchip Technology], RFPIC12F675 Datasheet - Page 28

no-image

RFPIC12F675

Manufacturer Part Number
RFPIC12F675
Description
20-Pin FLASH-Based 8-Bit CMOS Microcontroller with UHF ASK/FSK Transmitter
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RFPIC12F675F-I/SS
Manufacturer:
MCP
Quantity:
181
Part Number:
RFPIC12F675F-I/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
RFPIC12F675FT-I/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
RFPIC12F675H-I/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
RFPIC12F675H-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
RFPIC12F675HT-I/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
rfPIC12F675
4.3
When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization
of T0CKI, with the internal phase clocks, is accom-
plished by sampling the prescaler output on the Q2 and
Q4 cycles of the internal phase clocks. Therefore, it is
necessary for T0CKI to be high for at least 2T
REGISTER 4-1:
DS70091A-page 26
Using Timer0 with an External
Clock
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2-0
OPTION_REG — OPTION REGISTER (ADDRESS: 81h)
bit 7
GPPU: GPIO Pull-up Enable bit
1 = GPIO pull-ups are disabled
0 = GPIO pull-ups are enabled by individual port latch values
INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of GP2/INT pin
0 = Interrupt on falling edge of GP2/INT pin
T0CS: TMR0 Clock Source Select bit
1 = Transition on GP2/T0CKI pin
0 = Internal instruction cycle clock (CLKOUT)
T0SE: TMR0 Source Edge Select bit
1 = Increment on high-to-low transition on GP2/T0CKI pin
0 = Increment on low-to-high transition on GP2/T0CKI pin
PSA: Prescaler Assignment bit
1 = Prescaler is assigned to the WDT
0 = Prescaler is assigned to the TIMER0 module
PS2:PS0: Prescaler Rate Select bits
Legend:
R = Readable bit
- n = Value at POR
GPPU
R/W-1
Bit Value TMR0 Rate WDT Rate
000
001
010
011
100
101
110
111
INTEDG
R/W-1
OSC
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
R/W-1
T0CS
(and
Preliminary
W = Writable bit
’1’ = Bit is set
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
R/W-1
T0SE
a small RC delay of 20 ns) and low for at least 2T
(and a small RC delay of 20 ns). Refer to the electrical
specification of the desired device.
Note:
R/W-1
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
PSA
The ANSEL (9Fh) and CMCON (19h)
registers must be initialized to configure an
analog channel as a digital input. Pins
configured as analog inputs will read ‘0’.
R/W-1
PS2
 2003 Microchip Technology Inc.
x = Bit is unknown
R/W-1
PS1
R/W-1
PS0
bit 0
OSC

Related parts for RFPIC12F675