PI6C180V Pericom Semiconductor, PI6C180V Datasheet

no-image

PI6C180V

Manufacturer Part Number
PI6C180V
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI6C180V

Case
SSOP-48
Date_code
99+/SZ
Features
• High-speed, to 100 MHz
• Low-noise non-inverting 1-18 buffer
• Supports up to four SDRAM DIMMs
• Low skew (< 250ps) between any two output clocks
• I
• Multiple V
• 3.3V power supply voltage
• Separate Hi-Z pin for testing
• Packaging:
Block Diagram
- 48-pin SSOP (V)
2
C Serial Configuration interface
BUF_IN
DD
SCLOCK
, V
SDATA
SS
OE
pins for noise reduction
I 2 C
I/O
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM17
1
Description
The PI6C180, a high-speed low-noise 1-18 non-inverting buffer
designed for SDRAM clock buffer applications operates up to
100 MHz.
At power up all SDRAM output are enabled and active. The I
Serial control may be used to individually activate/deactivate any
of the 18 output drivers.
The output enable (OE) pin may be pulled low to put all outputs
in a Hi-Z state.
Note:
Purchase of I
use them in an I
Pin Configuration
SDRAM16
SDRAM2
SDRAM3
SDRAM6
SDRAM7
SDRAM0
SDRAM1
SDRAM4
SDRAM5
2
BUF_IN
C components from Pericom conveys a license to
SDATA
V
2
V
V
V
V
V
V
V
V
C system as defined by Philips.
V
V
DDIIC
DD1
DD3
DD4
DD0
DD2
SS0
SS1
SS3
NC
NC
SS2
SS4
Precision 1-18 Clock Buffer
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
NC
NC
V
SDRAM15
SDRAM14
V
V
SDRAM13
SDRAM12
V
OE
V
SDRAM11
SDRAM10
V
V
SDRAM9
SDRAM8
V
V
SDRAM17
V
V
SCLOCK
DD9
SS9
DD8
SS8
DD7
SS7
DD6
SS6
DD5
SS5
SSIIC
PS8141F
PI6C180
12/13/04
2
C

Related parts for PI6C180V

Related keywords