74ACTQ563PC Fairchild Semiconductor, 74ACTQ563PC Datasheet

IC LATCH OCTAL 3 STATE 20-DIP

74ACTQ563PC

Manufacturer Part Number
74ACTQ563PC
Description
IC LATCH OCTAL 3 STATE 20-DIP
Manufacturer
Fairchild Semiconductor
Series
74ACTQr
Datasheet

Specifications of 74ACTQ563PC

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
4.5 V ~ 5.5 V
Independent Circuits
1
Delay Time - Propagation
1ns
Current - Output High, Low
24mA, 24mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q1160922
© 1999 Fairchild Semiconductor Corporation
74ACTQ563
Quiet Series
General Description
The ACTQ563 is a high speed octal latch with buffered
common Latch Enable (LE) and buffered common Output
Enable (OE) inputs. The ACTQ563 is functionally identical
to the ACTQ573, but with inverted outputs. The ACTQ563
utilizes Fairchild FACT Quiet Series
antee quiet output switching and improved dynamic thresh-
old performance. FACT Quiet Series features GTO
output control and undershoot corrector in addition to a
split ground bus for superior performance.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
FACT , Quiet Series , FACT Quiet Series
Order Number
74ACTQ563PC
Package Number
IEEE/IEC
N20A
Octal Latch with 3-STATE Outputs
and GTO
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
technology to guar-
DS010631.prf
are trademarks of Fairchild Semiconductor Corporation.
Features
Connection Diagram
Pin Descriptions
D
LE
OE
O
I
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Guaranteed pin-to-pin skew AC performance
Improved latch-up immunity
Inputs and outputs on opposite sides of package allow
easy interface with microprocessors
Outputs source/sink 24 mA
Faster prop delays than standard ACT563
Functionally identical to the ACTQ573 but with inverted
outputs
0
0
CC
–D
–O
Pin Names
and I
7
7
Package Description
OZ
reduced by 50%
Pin Assignment for DIP
Data Inputs
Latch Enable Input
3-STATE Output Enable Input
3-STATE Latch Outputs
January 1990
Revised December 1998
Description
www.fairchildsemi.com

Related parts for 74ACTQ563PC

74ACTQ563PC Summary of contents

Page 1

... Ordering Code: Order Number Package Number 74ACTQ563PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbols ...

Page 2

Functional Description The ACTQ563 contains eight D-type latches with 3-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the D inputs enters the latches. In this n condition the latches are transparent, i.e., a latch output ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 4

DC Electrical Characteristics Note 6: Max number of data inputs (n) switching. (n–1) inputs switching 0V to 3V. Input-under-test switching threshold ( MHz. www.fairchildsemi.com (Continued threshold (V ), ILD IHD ...

Page 5

AC Electrical Characteristics Symbol Parameter t Propagation Delay PHL PLH Propagation Delay PLH PHL n t Output Enable Time PZL t PZH t Output Disable Time PHZ t PLZ ...

Page 6

FACT Noise Characteristics The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT. Equipment: Hewlett Packard ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL ...

Related keywords