LC4128V-75T128I Lattice Semiconductor Corp., LC4128V-75T128I Datasheet
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
LC4128V-75T128I
Manufacturer Part Number
LC4128V-75T128I
Description
Manufacturer
Lattice Semiconductor Corp.
Datasheets
1.LC4064V-5T100I.pdf
(99 pages)
2.LC4064V-5T100I.pdf
(74 pages)
3.LC4064V-5T100I.pdf
(94 pages)
Specifications of LC4128V-75T128I
Case
QFP128
Date_code
03+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC4128V-75T128I
Manufacturer:
LATTICE
Quantity:
90
Company:
Part Number:
LC4128V-75T128I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
July 2003
Features
Table 1. ispMACH 4000V/B/C Family Selection Guide
Note: ispMACH 4032Z information is preliminary. ispMACH 4064Z/4128Z information is advance.
© 2003 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
Macrocells
User I/O Options
t
t
t
f
Supply Voltages (V)
Pins/Package
1. 3.3V (4000V) only.
2. 128-I/O and 160-I/O configurations.
PD
S
CO
MAX
(ns)
(ns)
(ns)
High Performance
Ease of Design
Zero Power (ispMACH 4000Z) and Low
Power (ispMACH 4000V/B/C)
(MHz)
• f
• t
• Up to four global clock pins with programmable
• Up to 80 PTs per output
• Enhanced macrocells with individual clock,
• Up to four global OE controls
• Individual local OE control per I/O pin
• Excellent First-Time-Fit
• Fast path, SpeedLocking
• Wide input gating (36 input logic blocks) for fast
• Typical static current 10µA (4032Z)
• Typical static current 1.8mA (4000C)
• 1.8V core low dynamic power
clock polarity control
reset, preset and clock enable controls
path
counters, state machines and address decoders
MAX
PD
= 2.5ns propagation delay
= 400MHz maximum operating frequency
3.3/2.5/1.8V
4032V/B/C
ispMACH
44 TQFP
48 TQFP
30/32
400
2.5
1.8
2.2
32
TM
TM
and refit
Path, and wide-PT
ispMACH 4000V/B/C/Z Family
3.3/2.5/1.8V
4064V/B/C
100 TQFP
ispMACH
44 TQFP
48 TQFP
30/32/64
400
2.5
1.8
2.2
64
3.3/2.5/1.8V
4128V/B/C
144 TQFP
100 TQFP
128 TQFP
ispMACH
64/92/96
1
128
333
2.7
1.8
2.7
TM
Broad Device Offering
Easy System Integration
1
• Multiple temperature range support
• Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
• Operation with 3.3V (4000V), 2.5V (4000B) or
• 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI
• Hot-socketing
• Open-drain capability
• Input pull-up, pull-down or bus-keeper
• Programmable output slew rate
• 3.3V PCI compatible
• IEEE 1149.1 boundary scan testable
• 3.3V/2.5V/1.8V In-System Programmable
• I/O pins with fast setup path
3.3V/2.5V/1.8V In-System Programmable
– Commercial: 0 to 90°C junction (T
– Industrial: -40 to 105°C junction (T
– Automotive: -40 to 130°C junction (T
1.8V (4000C/Z) supplies
interfaces
(ISP™) using IEEE 1532 compliant interface
64/96/128/160
3.3/2.5/1.8V
256 fpBGA
4256V/B/C
144 TQFP
100 TQFP
176 TQFP
ispMACH
256
322
3.0
2.0
2.7
SuperFAST High Density PLDs
1
2
3.3/2.5/1.8V
4384V/B/C
256 fpBGA
176 TQFP
ispMACH
128/192
TM
384
322
3.5
2.0
2.7
3.3/2.5/1.8V
4512V/B/C
256 fpBGA
j
176 TQFP
ispMACH
)
j
)
128/208
ispm4k_15z
Data Sheet
j
)
512
322
3.5
2.0
2.7