HDSP-390X Agilent(Hewlett-Packard), HDSP-390X Datasheet - Page 37
![no-image](/images/no-image-200.jpg)
HDSP-390X
Manufacturer Part Number
HDSP-390X
Description
20 mm (0.8 inch) Seven Segment Displays
Manufacturer
Agilent(Hewlett-Packard)
Datasheet
1.HDSP-390X.pdf
(42 pages)
the flag input to signify the two
frames. The setup and hold times
are referenced to 1/2 frame
period of D0-D19, or 90 deg,
from the edges of STRBIN. The
multiplexer delay, t
considered for timing margins.
The STRBOUT is derived from the
internal sampling clock, and thus
has a frequency double that of
STRBIN. The falling edge of
STRBOUT appears after the rising
and falling edges of STRBIN after
a delay of T
techniques can also be achieved
with edge-triggered latches for
improved timing margins.
In the Rx side, the frame D0-D19
are demultiplexed back to the
original C0-C19, and C20-C39
frames with the use of external
edge-triggered flip-flops. The
Figure 19. Transmitter and Receiver Data Interface and Timing for Double Frame Mode (MDFSEL=0).
CAV*, DAV*
C00 - C19
C20 - C39
STRBOUT
STRBIN
STRBIN
FLAG
CAV*, DAV*
C00 - C19
C20 - C39
D00 - D19
STRBOUT
strb
. Other interlacing
t
t
t
t
s
h
strb
mux
= SETUP TIME
= HOLD TIME
1/2 FRAME
MUX
0
1
2:1
PERIOD
= STRBIN TO STRBOUT DELAY
= 2:1 MULTIPLEXER DELAY
mux
t
t
D00 - D19
s
s
FLAG
, should be
C00 - C19
t
strb
t
t
h
h
PLL
1/2 FRAME
PERIOD
t
t
toggle clock of the flip-flops,
RCLK, is derived by the state of
the FLAG bit. RCLK toggle with
the rising edge of STRBOUT with
a delay of t
appear with the rising and falling
edges of RCLK with a delay of t
All of the synchronous outputs
and state machine outputs appear
after the falling edge of STRBOUT
with delays of t
respectively.
The lower frame of C0-C19 can
be delayed further with additional
latches so that both C0-C19 and
C20-C39 frames are synchronous.
Supply Bypassing and
Integrator Capacitor
Figure 20 shows the location of
the PLL integrator capacitors,
power supply capacitors and
s
s
CONFIGURATIONS
C20 - C39
Tx
t
mux
t
t
h
h
da
. The two frames
d1
and t
STRBOUT
CAV*, DAV*
FF, LINKRDY
ERROR
D00 - D19
FLAG
RCLK
C00 - C19
C20 - C39
STAT0
STAT1
CONFIGURATIONS
d2
Rx
t
t
t
t
d1
d2
da
db
= STRBOUT TO SYNCHRONOUS OUTPUTS DELAY
= STRBOUT TO STATE MACHINE OUTPUTS DELAY
= STRBOUT TO RCLK DELAY
= RCLK TO C00-C39 OUTPUT DELAY
db
t
db
.
C00 - C19
t
da
required grounding for the Tx and
Rx chips.
Integrating Capacitor
The integrating capacitors (C2)
are required by both the Tx and
Rx to function properly. These
caps are used by the PLL for
frequency and phase lock and
directly set the stability and
lockup times. The designed value
of C2 is 0.1 F, with a tolerance
of
currents are scaled with the DIV0
and DIV1 settings such that the
same capacitor value works with
all four frequency bands. Larger
values of C2 improve jitter
performance, but extend the
lockup times.
Power Supply Bypassing and
Grounding
The G-LINK chip set has been
tested to work well with a single
10%. The internal charging
t
FLAG
d1
D00 - D19
t
db
RCLK
C20 - C39
t
da
CAV*, DAV*, FF
LINKRDY,
ERROR
C00 - C19
C20 - C39
STRBOUT
STAT0
STAT1
t
d2
609