CYIL1SM0300AA CYPRESS [Cypress Semiconductor], CYIL1SM0300AA Datasheet
CYIL1SM0300AA
Related parts for CYIL1SM0300AA
CYIL1SM0300AA Summary of contents
Page 1
... Dynamic Range Supply Voltage Power Consumption Operating Temperature Color Filter Array Packaging • 198 Champion Court • San Jose CYIL1SM0300AA Typical View ½ inch 640 (H) x 480 (V) 9.9 µm x 9.9 µm Electronic Snapshot Shutter 80 MPS/80 MHz 250 fps (640 x 480) 10-bit, on-chip 3200 V.m2/W.s 17 V/lux ...
Page 2
... Readout Timing ...........................................................................................................................................25 Startup Timing .............................................................................................................................................26 Sequencer Reset Timing ............................................................................................................................27 Pinlist ................................................................................................................................................................28 Package Drawing .............................................................................................................................................30 Package with Glass ....................................................................................................................................31 Die Specifications .......................................................................................................................................31 Die in Package ............................................................................................................................................32 Glass Lid ..........................................................................................................................................................33 Color Filter ..................................................................................................................................................33 Handling Precautions ..................................................................................................................................34 APPENDIX A: Frequently Asked Questions ..................................................................................................35 Document History Page ..................................................................................................................................36 Document Number: 001-00371 Rev. *D TABLE OF CONTENTS CYIL1SM0300AA Page [+] Feedback [+] Feedback ...
Page 3
... ADC Parameters ................................................................................................................................................ 11 Gain Settings ...................................................................................................................................................... 12 Power Supplies ................................................................................................................................................... 13 Overview of the Power Su[pplies Related to the pixel Signals ........................................................................... 13 Overview of Bias Signals .................................................................................................................................... 14 Overview of Digital Signals ................................................................................................................................. 14 Advantages and Disadvantages of Non-Destructive Readout ........................................................................... 16 Internal Registers ............................................................................................................................................... 16 Pinlist .................................................................................................................................................................. 28 Document Number: 001-00371 Rev. *D LIST OF FIGURES LIST OF TABLES CYIL1SM0300AA Page [+] Feedback [+] Feedback ...
Page 4
... Random programmable windowing. • 48-pin LCC package • Sub sampling (Y direction) • Programmable read out direction (X and Y) Part Number and ordering information Name Package CYIL1SM0300AA-QDC 48-pin ceramic LCC CYIL1SE0300AA-QDC 48-pin ceramic LCC The LUPA-300 is also available in color or monochrome without the cover glass. Please contact Cypress for more information ...
Page 5
... RMS 2.5% RMS 34 uV/e- 35.000 e- 3200 V.m2/W.s 17V/lux.s 45% 300mV/s 32e- 60.7 dB 1/5000 60% 160 mW 190 mW CYIL1SM0300AA Remarks Remarks 10% peak-to-peak, min: NA, max: 3.1% min:NA, max: 3.1% @ output, min: NA, max: NA min: NA, max: NA min: NA, max: NA Visible band only (180 lux = 1 W/m2) min: NA, max: NA min: NA, max: NA min: NA, max: NA min: NA, max: NA min:NA, max: NA ...
Page 6
... Spectral Response Curve 0.16 0.14 0.16 0.12 0.14 0.1 0.08 0.12 0.06 0.1 0.04 0.08 0.02 0.06 0 0.04 400 500 0 02 Document Number: 001-00371 Rev. *D Figure 1. Special Response of LUPA-300 spectral response curve spectral response curve 600 700 Wavelength (nm) CYIL1SM0300AA 800 900 1000 Page [+] Feedback [+] Feedback ...
Page 7
... Interface Serial-to Parallel Interface (SPI). Package 48-pin LCC Power dissipation <190 mW Mass ±1g Document Number: 001-00371 Rev. *D Figure 2. Photo-voltaic response LUPA-300 Photovoltaic response 3.00E+04 4.00E+04 5.00E+04 electrons Specification/Description CYIL1SM0300AA 6.00E+04 7.00E+04 Page [+] Feedback [+] Feedback ...
Page 8
... This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however it is recommended that normal precautions be taken to avoid application of any voltages higher than the maximum rated voltages to this high-impedance circuit. Document Number: 001-00371 Rev. *D Parameter Value –0.5 to 3.5 –0.5 to 3.5 –0.5 to 3.5 +/– 50 350 to analog circuit). DDA Min. 2.5 2.5 –40 CYIL1SM0300AA Unit ºC Typ. Max. Unit 2.5 V 2 ...
Page 9
... Pixel array 640 x 480 Column amplifiers X-shift register PGA + ADC PGA + ADC Mux Sequencer 10 bit output pixel architecture is designed in a 9.9 x 9.9 m2 pixel pitch. The pixel is designed to meet the specifications as described in Table 1, Table 2 and Table 3. CYIL1SM0300AA PGA + ADC Page [+] Feedback [+] Feedback ...
Page 10
... The minimum step size in the y-direction is 1 line every line can be addressed) in normal mode and 2 lines in sub sampling mode. The window size in the x-direction is uploadable in register NB_OF_PIX, the window size in the y-direction is determined CYIL1SM0300AA Select Clarification Page [+] Feedback [+] Feedback ...
Page 11
... See section 3.8 for more explanation. Figure 6 illus- trates the operation of the offset regulation with an example. The blue histogram is the histogram of the image taken after VBLACK<7:0> and the column amplifiers. Let's say the device has a black level of CYIL1SM0300AA ...
Page 12
... With offset regulation an offset of 200 mV is added to bring the signal in range of the ADC. The black level of 1.45V is shifted to 1.65V. The red and blue histograms have a swing of 100 mV. This means the input range of the ADC is not completely used. By CYIL1SM0300AA Gain 1.32 1.56 1.85 2.18 2 ...
Page 13
... V PIX, noise free. Biasing Table 12 summarizes the biasing signals required to drive this image sensor. For optimization reasons of the biasing of the CYIL1SM0300AA Description Power supply analog readout module. Power supply digital modules Power supply of ADC circuitry Power supply output drivers Ground of the digital module ...
Page 14
... The pixel core is read out line by line after integration. Note that the integration and read out cycle can occur in CYIL1SM0300AA Related Module DC-Level‘ 693 mV ...
Page 15
... Essentially an active pixel array is read multiple times, and reset only once. The external system intelligence takes care of the interpretation of the data. Table 14 summarizes the advantages and disadvantages of non-destructive readout CYIL1SM0300AA Time axis time Page [+] Feedback ...
Page 16
... Number of kernels to read out (4 pixel kernel) Default <7:0>: 10100000 RES1_LENGTH Length of reset pulse (in number of lines) Default <11:0>: 000000000010 RES2_TIMER position of reset DS pulse in number of lines Default <11:0>: 000000000000 RES3_TIMER position of reset TS pulse in number of lines Default <11:0>: 000000000000 FT_TIMER position of frame transfer in number of lines Default <11:0>: 000111100001 CYIL1SM0300AA Description Page [+] Feedback [+] Feedback ...
Page 17
... The value of this register depends on the speed of your system clock. 11: > 80 MHz 10: 40-80 MHz (default) 01: 20-40 MHz 00: < 20 MHz Enable analog out (1 bit) This bit enables/disables the analog output amplifier. 1: enabled CYIL1SM0300AA Description the subsampling mode. Page [+] Feedback [+] Feedback ...
Page 18
... This register sets the number of pixels to read out. The number of pixels to be read out is expressed as a number of kernels in Document Number: 001-00371 Rev. *D CYIL1SM0300AA this register (4 pixels per kernel). This means that there are 160 possible values for the register (from 1 to 160). Example: If you set 37 in the nb_pix register, 148 ( pixels will be read out ...
Page 19
... When the complete data word is shifted into the register buffer the data word is loaded into the internal register where it is decoded. Below is a schematic of what the 16 bit SPI register looks like CYIL1SM0300AA Gain 8.02 9.38 11.2 13 ...
Page 20
... Figure 11. Schematic of the SPI Figure 12. Timing of the SPI. b<9> b<8> b<7> b<6> b<5> b<4> b<3> Data bits-------------------------------------------------------------------------------- SPI_CLK is 20 MHz or lower. The SPI bits have a default value that allows the sensor to be read out at full resolution without uploading the SPI bits. CYIL1SM0300AA dummy b<2> b<1> b<0> b<15> b<14> b<13> LSB Page [+] Feedback [+] Feedback ...
Page 21
... The length of the 4*(12*(GRAN<1:0>+1)+1) (in clock cycles). FT_TIMER <11:0>: The number of lines read out (minus 1) after which the Frame Transfer (FT) and the FOT will start. The length of the 4*(12*(GRAN<1:0>+1)+1) (in clock cycles). CYIL1SM0300AA pulse is given by the formula: pulse is given by ...
Page 22
... This is from the falling edge of the corresponding reset pulse to the falling edge of the internal pixel sample. Figure 15 illustrates this. The internal pixel sample rises at the moment defined by FT_TIMER (see Figure 14) and the length of the pulse is 4*(12*(GRAN<1:0>+1)+2). CYIL1SM0300AA 1 Res1_length Page [+] Feedback [+] Feedback ...
Page 23
... The integration time is set by the FT_TIMER register. The actual windowing achieved when the surrounding system discards the lines which are not desired for the selected window. Total Integration Time FT_TIMER FOT Readout CYIL1SM0300AA TS Integration Time Page [+] Feedback [+] Feedback ...
Page 24
... At the end of the desired integration time the frame transfer starts by making all 3 INT_TIME pins active low simultaneously. There is always a small delay between the applied external signals and the actual internally generated pulses. These delays are also shown in Figure 18 CYIL1SM0300AA Page [+] Feedback [+] Feedback ...
Page 25
... LINE_VALIDs when FRAME_VALID is low, must be discarded. Figure 19 and Figure 20 illustrate this. Note: The FRAME_VALID signal will automically go low after 480 LINE_VALID pulses in mastermode Figure 19. LINE_VALID Timing. Valid Valid Valid Invalid CYIL1SM0300AA min 12 clk periods FOT min 12 clk periods Time Invalid Valid ...
Page 26
... INT_TIME_1 should be brought high after a minimum 2 µs reset time and preferably immediately after the falling edge of the first LINE_VALID time read_t after the last valid LINE_VALID of the desired window size, all other LINE_VALIDs should be ignored. CYIL1SM0300AA VALID INVALID FOT Page ...
Page 27
... RESET_N the internal clock is restarted. The SPI settings are not affected by RESET_N. If needed the SPI settings can be changed during a low level of RESET_N. Figure 23. Sequencer Reset Timing Min 50 ns INVALID CYIL1SM0300AA Dummy FOT SPI upload if required Normal operation Page [+] Feedback ...
Page 28
... VRESET_3 Supply 27 PRECHARGE_BIAS Bias 28 LINE_VALID Digital output 29 FRAME_VALID Digital output Document Number: 001-00371 Rev. *D CYIL1SM0300AA Description Ground supply of the ADCs Databit<5> Databit<6> Databit<7> Databit<8> Databit<9> (MSB) Digital ground supply Digital power supply (2.5V) Ground supply of the ADCs Power supply of the ADCs (2.5V) Ground supply of analog readout circuitry Power supply of analog readout circuitry (2 ...
Page 29
... V Supply ADC Document Number: 001-00371 Rev. *D CYIL1SM0300AA Description In master mode: Output to indicate the triple slope integration time. In slave mode: Input to control the triple slope integration time. In master mode: Output to indicate the dual slope integration time. In slave mode: Input to control the dual slope integration time. ...
Page 30
... Package Drawing Document Number: 001-00371 Rev. *D Figure 24. Package drawing CYIL1SM0300AA Page [+] Feedback [+] Feedback ...
Page 31
... Package with Glass ± 0.010m m Die Specifications Pixel 0,0 Document Number: 001-00371 Rev. *D CYIL1SM0300AA ± 0.13m m 8.6mm ± 0 ± 0.076m ± 0.076m ± ...
Page 32
... Die in Package 31 Document Number: 001-00371 Rev. *D 7.1mm Optical center 48 1 CYIL1SM0300AA 19 7 Page [+] Feedback [+] Feedback ...
Page 33
... Figure 26. Color filter arrangement on the pixels. Document Number: 001-00371 Rev. *D 600 700 Wavelength [nm ] Color Filter An optional color filter can be processed as well. The LUPA-300 can also be processed with a Bayer RGB color pattern. Pixel (0,0) has a red filter CYIL1SM0300AA 800 900 Page [+] Feedback [+] Feedback ...
Page 34
... ESD protected workstations are recommended including the use of ionized blowers. All tools should be ESD protected. Document Number: 001-00371 Rev. *D CYIL1SM0300AA Manual Soldering: When a soldering iron is used the following conditions should be observed: • Use a soldering iron with temperature control at the tip. ...
Page 35
... It's important to notice that pixel signals above the double slope reset level will not be influenced by this double slope reset pulse (p1 and p2). If desired, additional reset pulses can be given at lower levels to achieve multiple slope. CYIL1SM0300AA Page [+] Feedback [+] Feedback ...
Page 36
... Added spectral and photo voltaic response curve. Updated specifications according to the characterization measurements Removed note about nb_pix in X because the problem was solved. Removed the 68 pin JLCC pinlist. Changed footer in some pages Converted to Frame file Updated ordering information CYIL1SM0300AA Page [+] Feedback [+] Feedback ...