EPC120 EPC [Espros Photonics corp], EPC120 Datasheet - Page 23

no-image

EPC120

Manufacturer Part Number
EPC120
Description
Fully integrated Light-Barrier Chips with 2-Wire Bus Interface
Manufacturer
EPC [Espros Photonics corp]
Datasheet
Programming Procedure
© 2011 ESPROS Photonics Corporation
Characteristics subject to change without notice
Programming the device is a transfer of the data from the RAM to the corresponding ROM register. Each 16-bit register must be transferred
individually. Thus, register 16 is transferred to register 0, register 17 to register 1, register 18 to register 2, register 19 to register 3, and
register 23 to register 7. All other registers must not be used.
Figure 21 shows the timing of the programming sequence for one register:
“PROG” is the PROG command sequence (110).
“Register” means the address of the target register (ROM), e.g. 0, 1, 2, 3, 7.
During programming, the voltage at pin VDD has to be increased to V
programming cycle. The timing parameters given in Figure 21 and Figure 22 have to be obeyed.
Remarks:
VDD
It is possible to program more than one register during a VDD high cycle. Between two PROG commands a delay of 400 μs is needed.
Each register can be programmed once only (OTP).
After programming a register, bit no. 0 of this register becomes automatically a one to indicate that the register is programmed.
SCK
CS
SI
50μs
VDD
SCK
CS
SI
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
50μs
Device Address
Figure 22: Broadcast programming procedure
Figure 21: Direct programming procedure
1
PROG
1
0
R0 R1 R2 R3 R4
Register
23
1
prog
PROG
1
(7.5V) and has to be kept stable buffered during the whole
0
R0 R1 R2 R3 R4
400μs
Register
7.5V
5V
400μs
Datasheet epc12x - V2.1
www.espros.ch
epc120
7.5V
5V

Related parts for EPC120