ZL30410QCC ZARLINK [Zarlink Semiconductor Inc], ZL30410QCC Datasheet - Page 7

no-image

ZL30410QCC

Manufacturer Part Number
ZL30410QCC
Description
Multi-service Line Card PLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL30410QCC
Manufacturer:
ZARLINK
Quantity:
200
Pin Description (continued)
74 - 77
71, 72
78, 79
66-69
Pin #
53
54
55
56
57
58
59
60
61
62
63
64
65
70
73
80
HOLDOVER
C34/C44
SECOR
RESET
Name
LOCK
GND
VDD
VDD
NC
NC
OE
NC
NC
NC
IC
IC
IC
IC
IC
IC
Clock 34.368 MHz / clock 44.736 MHz (CMOS Output). This clock is
programmable to be either 34.368 MHz (for E3 applications) or 44.736 MHz
(for DS3 applications) when E3DS3/OC3 is high, or to be either 8.592 MHz or
11.184 MHz when E3DS3/OC3 is low. See description of E3DS3/OC3 and
E3/DS3 inputs for details.
Positive Power Supply.
Holdover Indicator (CMOS output). Logic high at this output indicates that the
device is in Holdover mode.
No internal bonding Connection. Leave unconnected.
Lock Indicator (CMOS output). Logic high at this output indicates that
ZL30410 is locked to the input reference. See LOCK indicator description in
Section 2.2.3, “Lock Indicator (LOCK),” on page 9.
No internal bonding Connection. Leave unconnected.
Internal Connection. Connect to logic high.
Internal Connection. Connect to ground.
Secondary Reference Out of Range (Output). Logic high at this pin indicates
that the Secondary Reference is off the PLL centre frequency by more than
±12ppm. See SECOR (PRIOR) pin description in Section 3.2 on page 15 for
details.
Output Enable (Input). Logic high on this input enables C19, F16, C16, C8,
C6, C4, C2, C1.5, F8 and F0 signals. Pulling this input low will force the output
clocks pins into a high impedance state.
No internal bonding Connection. Leave unconnected.
RESET (5V tolerant input). The ZL30410 must be reset after power-up in order
to set internal functional blocks into a default state. The internal reset is
performed by forcing RESET pin low for a minimum of 1 µs after the C20
Master Clock is applied to pin C20i. This operation forces the ZL30410 internal
state machine into a RESET state for a duration of 625 µs.
No internal bonding Connection. Leave unconnected.
Internal connection. Connect these pins to logic high.
Ground.
Internal Connection (Input). Connect these pins to ground.
Positive Power Supply.
Internal connection. Connect these pins to logic high.
No internal bonding Connection. Leave unconnected.
Internal Connection (Input). Connect this pin to ground.
Zarlink Semiconductor Inc.
ZL30410
7
Description
Data Sheet

Related parts for ZL30410QCC