CYM1846V33P8-12C CYPRESS [Cypress Semiconductor], CYM1846V33P8-12C Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
CYM1846V33P8-12C
Manufacturer Part Number
CYM1846V33P8-12C
Description
512K x 32 3.3V Static RAM Module
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CYM1846V33P8-12C.pdf
(8 pages)
Switching Characteristics
Switching Waveforms
Document #: 38-05275 Rev. **
Read Cycle No. 1
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Notes:
RC
AA
OHA
ACS
DOE
LZOE
HZOE
LZCS
HZCS
PD
WC
SCS
AW
HA
SA
PWE
SD
HD
LZWE
HZWE
READ CYCLE
WRITE CYCLE
8.
9.
DATA OUT
Parameter
ADDRESS
WE is HIGH for read cycle.
Device is continuously selected, CS = V
[7]
[8, 9]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CS LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CS LOW to Low Z
CS HIGH to High Z
CS HIGH to Power-Down
Write Cycle Time
CS LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
WE LOW to High Z
PREVIOUS DATA VALID
Description
Over the Operating Range
[5]
IL
[5, 6]
[6]
, and OE= V
t
OHA
IL
.
t
AA
PRELIMINARY
[4]
(continued)
Min.
1846V33-20
20
20
17
17
15
12
t
3
0
3
3
2
2
3
0
RC
Max.
20
20
12
10
10
20
12
Min.
1846V33-25
25
25
20
20
20
15
3
0
3
3
2
2
3
0
Max.
25
25
15
12
12
25
12
DATA VALID
Min.
1846V33-35
35
35
30
30
30
20
3
0
3
3
2
2
3
0
CYM1846V33
Max.
35
35
18
15
15
35
15
Page 4 of 8
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns