K7N161845M SAMSUNG [Samsung semiconductor], K7N161845M Datasheet
K7N161845M
Available stocks
Related parts for K7N161845M
K7N161845M Summary of contents
Page 1
... K7N163645M K7N161845M Document Title 512Kx36 & 1Mx18-Bit Pipelined NtRAM Revision History Rev. No. History 0.0 1. Initial document. 0.1 1. Update ICC & ISB values. 0.2 1. Change pin allocation at 119BGA . - A4 ; from from A to CS2 - B4 ; from CKE to ADV - B6 ; from A to CS2 - G4 ; from ADV from ...
Page 2
... For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock. The K7N163645M and K7N161845M are implemented with ns SAMSUNG s high performance CMOS technology and is avail- ns able in 100pin TQFP and 119BGA packages ...
Page 3
... K7N163645M K7N161845M PIN CONFIGURATION (TOP VIEW) DQPc DQPc 1 1 DQc DQc DQc DQc DDQ DDQ SSQ SSQ DQc DQc DQc DQc DQc DQc DQc DQc ...
Page 4
... Burst Mode Control 31 Note : A and A are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired 512Kx36 & 1Mx18 Pipelined NtRAM 100 Pin TQFP (20mm x 14mm) K7N161845M(1Mx18) TQFP PIN NO. SYMBOL PIN NAME V Power Supply DD (2.5V) V Ground SS N ...
Page 5
... K7N163645M K7N161845M 119BGA PACKAGE PIN CONFIGURATIONS K7N163645M(512Kx36 DDQ DQc DQPc E DQc DQc F V DQc DDQ G DQc DQc H DQc DQc DDQ DD K DQd DQd L DQd DQd M V DQd DDQ N DQd DQd P DQd DQPd ...
Page 6
... K7N163645M K7N161845M 119BGA PACKAGE PIN CONFIGURATIONS K7N161845M(1Mx18 DDQ DQb DQb DDQ G NC DQb H DQb DDQ DQb L DQb DQb DDQ N DQb DQPb DDQ Note : * A and A are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired ...
Page 7
... K7N163645M K7N161845M FUNCTION DESCRIPTION The K7N163645M and K7N161845M are NtRAM there is transition from Read to Write, or vice versa. All inputs (with the exception of OE, LBO and ZZ) are synchronized to rising clock edges. All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV) ...
Page 8
... K7N163645M K7N161845M BEGIN READ READ BURST BURST READ COMMAND DS READ WRITE BURST Notes : 1. An IGNORE CLOCK EDGE cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device. 2. States change on the rising edge of the clock(CLK) 512Kx36 & ...
Page 9
... K7N163645M K7N161845M TRUTH TABLES SYNCHRONOUS TRUTH TABLE ADV WE BWx ...
Page 10
... K7N163645M K7N161845M ASYNCHRONOUS TRUTH TABLE OPERATION ZZ OE Sleep Mode H L Read L Write L Deselected L ABSOLUTE MAXIMUM RATINGS* PARAMETER Voltage on V Supply Relative Voltage on Any Other Pin Relative Power Dissipation Storage Temperature Operating Temperature Storage Temperature Range Under Bias *Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied ...
Page 11
... K7N163645M K7N161845M DC ELECTRICAL CHARACTERISTICS PARAMETER SYMBOL Input Leakage Current(except ZZ Output Leakage Current I OL Operating Current Standby Current I SB1 I SB2 Output Low Voltage V OL Output High Voltage V OH Input Low Voltage V IL Input High Voltage V IH Notes : 1. Reference AC Operating Conditions and Characteristics for input and timing. ...
Page 12
... K7N163645M K7N161845M Output Load(A) Dout Zo=50 AC TIMING CHARACTERISTICS (V =2.5V 5 PARAMETER Cycle Time Clock Access Time Output Enable to Data Valid Clock High to Output Low-Z Output Hold from Clock High Output Enable Low to Output Low-Z Output Enable High to Output High-Z Clock High to Output High-Z ...
Page 13
... K7N163645M K7N161845M SLEEP MODE SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to I SLEEP MODE is dictated by the length of time the High state. After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE ...
Page 14
... K7N163645M K7N161845M 512Kx36 & 1Mx18 Pipelined NtRAM - January 2000 Rev 1.0 ...
Page 15
... K7N163645M K7N161845M 512Kx36 & 1Mx18 Pipelined NtRAM - January 2000 Rev 1.0 ...
Page 16
... K7N163645M K7N161845M 512Kx36 & 1Mx18 Pipelined NtRAM - January 2000 Rev 1.0 ...
Page 17
... K7N163645M K7N161845M 512Kx36 & 1Mx18 Pipelined NtRAM - January 2000 Rev 1.0 ...
Page 18
... K7N163645M K7N161845M 512Kx36 & 1Mx18 Pipelined NtRAM - January 2000 Rev 1.0 ...
Page 19
... K7N163645M K7N161845M PACKAGE DIMENSIONS 100-TQFP-1420A 22.00 20.00 #1 0.65 512Kx36 & 1Mx18 Pipelined NtRAM 0.30 0.20 16.00 0.30 14.00 0.20 (0.83) (0.58) 0.30 0.10 0.10 MAX 1.40 1.60 MAX 0.10 0.05 MIN 0.50 0. Units ; millimeters/Inches 0~8 + 0.10 0.127 - 0.05 0.10 MAX 0.50 0.10 January 2000 Rev 1.0 ...
Page 20
... K7N163645M K7N161845M 119BGA PACKAGE DIMENSIONS 14.00 0.10 Indicator of Ball(1A) Location C1.00 0.60 0.10 12.50 0.10 512Kx36 & 1Mx18 Pipelined NtRAM 22.00 0.10 20.50 0.10 C0.70 1.50REF NOTE : 0.60 0.10 1. All Dimensions are in Millimeters. 2. Solder Ball to PCB Offset : 0.10 MAX. 3. PCB to Cavity Offset : 0.10 MAX 1.27 1.27 0.750 0.15 January 2000 Rev 1.0 ...