9248AG-195LF Integrated Device Technology, 9248AG-195LF Datasheet - Page 13

• Manufacturer Part Number: 9248AG-195LF
• Manufacturer: Integrated Device Technology

CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power
operation. CLK_STOP# is synchronized by the ICS9248-195. The minimum that the CPU clock is enabled (CLK_STOP#
high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks
will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.
CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
0375E—12/15/08
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is
3. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-195
4. All other clocks continue to run undisturbed.
synchronized to the CPU clocks inside the ICS9248-195.
CLK_STOP# signal. SDRAM are controlled as shown.
PCI_STOP# (High)
CLK_STOP#
CPUCLK _F
INTERNAL
SDRAM_F
CPUCLK
CPUCLK
PCICLK
SDRAM
13
ICS9248-195