MT47H64M16HR-25E AIT:H Micron, MT47H64M16HR-25E AIT:H Datasheet - Page 105

• Manufacturer Part Number: MT47H64M16HR-25E AIT:H
• Description: Ic Ddr2 Sdram 1gbit 84fbga
• Manufacturer: Micron

Figure 60: WRITE-to-PRECHARGE
PDF: 09005aef840eff89
1gbddr2_ait_aat.pdf – Rev. C 7/11 EN
Command
Address
t DQSS (NOM)
t DQSS (MIN)
t DQSS (MAX)
DQS#
DQS#
DQS#
DQS
DQS
DQS
CK#
DM
DM
DM
DQ
DQ
DQ
CK
Bank a,
WRITE
Col b
T0
Notes:
WL + t DQSS
WL - t DQSS
WL + t DQSS
NOP
1. Subsequent rising DQS signals must align to the clock within
2. DI b = data-in for column b.
3. Three subsequent elements of data-in are applied in the programmed order following
4. BL = 4, CL = 3, AL = 0; thus, WL = 2.
5.
6. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE
7. A10 is LOW with the WRITE command (auto precharge is disabled).
T1
DI b.
t
and WRITE commands may be to different banks, in which case
the PRECHARGE command could be applied earlier.
WR is referenced from the first positive CK edge after the last data-in pair.
DI
b
NOP
T2
DI
b
DI
b
T2n
1
NOP
1
T3
105
1
T3n
1Gb: x8, x16 Automotive DDR2 SDRAM
T4
NOP
Micron Technology, Inc. reserves the right to change products or specifications without notice.
T5
NOP
Transitioning Data
t WR
t
T6
DQSS.
NOP
2010 Micron Technology, Inc. All rights reserved.
t
WR is not required and
(a or all)
T7
Bank,
PRE
Don’t Care
t RP
WRITE