CY7C65634-48AXC Cypress Semiconductor, CY7C65634-48AXC Datasheet

no-image

CY7C65634-48AXC

Manufacturer Part Number
CY7C65634-48AXC
Description
HX2VL Series Very Low power High Speed 2 Port USB 2.0 Hub Controller- TQFP-48
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C65634-48AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C65634-48AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
HX2VL™ Very Low Power USB 2.0 Hub Controller
Features
Cypress Semiconductor Corporation
Document Number: 001-67568 Rev. *E
Block Diagram – CY7C6563X
High performance, low-power USB 2.0 Hub, optimized for low
cost designs with minimum Bill-of-material
USB 2.0 hub controller
Very low power consumption
Highly integrated solution for reduced BOM cost
Compliant with USB 2.0 specification
Up to four downstream ports support
Downstream ports are backward compatible with FS, LS
Single transaction translator (TT) for low cost
Supports bus-powered and self-powered modes
Auto switching between bus-powered and self-powered
Single MCU with 2K ROM and 64 byte RAM
Lowest power consumption
Internal regulator – single power supply 5 V required
Provision of connecting 3.3 V with external regulator
Integrated upstream pull-up resistor
Integrated pull-down resistors for all downstream ports
Integrated upstream/downstream termination resistors
12/27/48
OSC-in
Crystal
OR 12
MHz
MHz
USB Downstream Port 1
USB 2.0
D+ D-
PHY
Hub Repeater
USB Upstream Port
PLL
USB 2.0 PHY
D+
Control
Port
LED
D-
USB Downstream Port 2
USB 2.0
D+ D-
PHY
Interface
Engine
Serial
Control
Port
198 Champion Court
LED
Routing Logic
Transaction Translator
USB Downstream Port 3
USB 2.0
D+ D-
PHY
HX2VL™ Very Low Power USB 2.0
Control Logic
HS USB
Control
Port
Downstream port management
Maximum configurability
Available in space saving 48-pin (7 × 7 mm) TQFP and 28-pin
(5 × 5 mm) QFN packages
Supports 0 °C to 70 °C temperature range
LED
Integrated port status indicator control
12 MHz +/- 500 ppm external crystal with drive level 600 µW
(integrated PLL) clock input with optional 27/48 MHz
oscillator clock input
Internal power failure detection for ESD recovery
Support individual and ganged mode power management
Overcurrent detection
Two port status indicators per downstream port
Slew rate control for EMI management
VID and PID are configurable through external EEPROM
Number of ports, removable/non-removable ports are
configurable through EEPROM and I/O pin configuration
I/O pins can configure gang/individual mode power
switching, reference clock source and polarity of power
switch enable pin
Configuration options also available through mask ROM
1.8V
3.3V
USB Downstream Port 4
USB 2.0
D+ D-
San Jose
PHY
RAM
MCU
Regulator
ROM
,
Control
CY7C65632, CY7C65634
Port
CA 95134-1709
LED
3.3V i/p (with ext. reg. & 28 QFN)
NC (with ext. reg. & 48 TQFP)
3.3V o/p (for int. reg.)
For two port version, USB Downstream
ports 3 and 4 are to be No connect from
the Chip I/O perspective.
5V i/p (for internal regulator)
NC (for external regulator)
Hub Controller
I2C /
SPI
Revised January 25, 2012
408-943-2600

Related parts for CY7C65634-48AXC

CY7C65634-48AXC Summary of contents

Page 1

... Control PHY Control PHY LED LED • 198 Champion Court • San Jose CY7C65632, CY7C65634 Hub Controller I2C / MCU SPI RAM ROM 5V i/p (for internal regulator) NC (for external regulator) Regulator 3.3V i/p (with ext. reg. & 28 QFN) NC (with ext. reg. & 48 TQFP) 3 ...

Page 2

... Port Indicators ............................................................. 4 Power Regulator .......................................................... 5 External Regulation Scheme ....................................... 5 Internal Regulation Scheme ........................................ 5 Pin Configuration – CY7C65632 – 48-pin TQFP ............. 6 Pin Configuration – CY7C65634 – 48-pin TQFP ............. 7 Pin Description for 48-pin Package .............................. 10 Pin Assignments ........................................................ 10 Pin Description for 28-pin Package .............................. 12 Pin Assignments ........................................................ 12 Document Number: 001-67568 Rev. *E CY7C65632, CY7C65634 EEPROM Configuration Options ...

Page 3

... Typical applications for the HX2VL device family are: ■ Docking stations ■ Standalone hubs ■ Monitor hubs ■ Multi-function printers ■ Digital televisions ■ Advanced port replicators ■ Keyboard hubs ■ Gaming consoles CY7C65632, CY7C65634 ‘Port Control’ block handles the Page ...

Page 4

... On power up the CY7C6563X defaults to automatic mode, where the color of the Port Indicator (green, amber, off) indicates the functional status of the CY7C6563X port. The LEDs are turned off when the device is suspended. PORT STATUS INDICATOR CY7C65632, CY7C65634 14. Pin Configuration Options on page 14. LED Page ...

Page 5

... Internally, the built-in regulator generates a 3.3 V and 1.8 V for the chip’s internal usage. Also a 3.3 V output is available at VREG pin, that has to be connected externally to VCC_A and VCC_D. 5V to 3.3V Regulator NC VCC CY7C65632 28 Pin VCC_D CY7C65632, CY7C65634 3.3V 5V 3.3V 5V VREG VCC VREG VCC CY7C65632 CY7C65632 48  ...

Page 6

... VCC_A 2 GND DD-[1] 6 DD+[1] 7 VCC_A 8 GND 9 DD-[2] 10 DD+[2] 11 RREF 12 VCC_A Document Number: 001-67568 Rev. *E CY7C65632 48-pin TQFP CY7C65632, CY7C65634 AMBER[2] / SPI_MOSI / 36 PWR_PIN_POL GREEN[ SPI_MISO / FIXED_PORT2 34 VCC_D AMBER[ SET_PORT_NUM2 GREEN[ FIXED_PORT3 31 PWR#[3] 30 OVR#[3] 29 PWR#[4] 28 OVR#[4] 27 TEST / SCL 26 RESET# ...

Page 7

... Pin Configuration – CY7C65634 – 48-pin TQFP Two Port 1 VCC_A 2 GND DD-[1] 6 DD+[1] 7 VCC_A 8 GND 9 DD-[2] 10 DD+[2] 11 RREF 12 VCC_A Document Number: 001-67568 Rev. *E CY7C65634 48-pin TQFP CY7C65632, CY7C65634 AMBER[2] / SPI_MOSI / 36 PWR_PIN_POL GREEN[ SPI_MISO/ FIXED_PORT2 34 VCC_D ...

Page 8

... Pin Configuration – CY7C65632 – 28-pin QFN [ [1] VCC [ [2] Document Number: 001-67568 Rev CY7C65632 6 28-pin QFN 7 CY7C65632, CY7C65634 VCC OVR # [3] 20 OVR # [4] 19 TEST/ 18 I2C_SCL RESET [ [4] 15 Page ...

Page 9

... Pin Configuration – CY7C65634 – 28-pin QFN Two Port [ [1] VCC [ [2] Document Number: 001-67568 Rev CY7C65634 6 28-pin QFN 7 CY7C65632, CY7C65634 21 VCC TEST/ 18 I2C_SCL RESET Page ...

Page 10

... V analog power to the chip. CC_A 3.3 V analog power to the chip. CC_A 3.3 V analog power to the chip. CC_A 3.3 V analog power to the chip CY7C65634. CC_A 3.3 V digital power to the chip. CC_D 3.3 V digital power to the chip. CC_D input to the internal regulator using external regulator ...

Page 11

... I(R ) Active LOW Overcurrent Condition Detection Input. Overcurrent condition UP detection input for Port 2. O/Z Power Switch Driver Output. Default is Active LOW. I/O/Z Downstream D– Signal CY7C65634. I/O/Z Downstream D+ Signal CY7C65634. ) LED. Driver output for Amber LED. Port Indicator Support. Default is Active LOW. DN I(R ) SET_PORT_NUM2. Used to set port numbering along with SET_PORT_NUM1. ...

Page 12

... TQFP package). Document Number: 001-67568 Rev. *E [1] I(R ) Active LOW Overcurrent Condition Detection Input. Overcurrent condition UP detection input for Port CY7C65634. O/Z Power Switch Driver Output. Default is Active LOW CY7C65634. [ 3.3 V analog power to the chip. CC_A ...

Page 13

... Overcurrent Condition Detection Input. Default is Active LOW CY7C65634. I/O/Z Downstream D– Signal CY7C65634. I/O/Z Downstream D+ Signal CY7C65634. I(R ) Overcurrent Condition Detection Input. Default is Active LOW CY7C65634. P Ground pin for the chip the solderable exposed pad beneath the chip. Refer Figure 2 on page 19 ...

Page 14

... Length of the Serial Number Byte 113 onwards: Serial Number String Serial Number String. Document Number: 001-67568 Rev. *E CY7C65632, CY7C65634 Pin Configuration Options Power ON Reset The power on reset can be triggered by external reset or internal circuitry. The internal reset is initiated, when there is an unstable power event for silicon’ ...

Page 15

... This is available through GPIO pin configuration shown as follows. This is not supported in the 28-pin QFN package. SEL48 0 1 and 1 # Ports 1 (Port 1) 2 (Port 1/2) 3 (Port 1/2/3) 4 (All ports) CY7C65632, CY7C65634 SEL27 Clock Source 1 48 MHz OSC- MHz OSC- MHz X’tal/OSC-in Page ...

Page 16

... High Speed Host, High Speed Devices High Speed Host, Full Speed Devices Full Speed Host, Full Speed Devices High Speed Host, High Speed Devices High Speed Host, Full Speed Devices Full Speed Host High Speed Host CY7C65632, CY7C65634 Min Typ Max Unit 366.5 – ...

Page 17

... Write Cycle Time WR Document Number: 001-67568 Rev. *E Min Typ Max Units 3.0 3.0 1.0 2.2 us 1.8 2.4 1.8 1.8 1.8V - 5.5V 2.5V - 5.5V Min Max Min Max 0.0 100 0.0 400 4.7 - 1.2 - 4.0 - 0.6 - 4.7 - 0.6 - 4.7 - 0.6 - 4.0 - 0.6 - 4.0 - 0.6 - 200.0 - 100 100 - 50 - 0.1 4.5 0.1 0 CY7C65632, CY7C65634 SPI. The 28-pin QFN package can support Units KHz Page ...

Page 18

... Ordering Information Ordering Code CY7C65632-48AXC CY7C65632-28LTXC CY7C65632-48AXCT CY7C65632-28LTXCT CY7C65634-48AXC CY7C65634-28LTXC CY7C65634-48AXCT CY7C65634-28LTXCT Ordering Code Definitions 656 Document Number: 001-67568 Rev. *E Device 4 port Single-TT hub (configurable with GPIOs and EEPROM) 4 port Single-TT hub (configurable with GPIOs and EEPROM) 4 port Single-TT hub (configurable with ...

Page 19

... BASED ON REF JEDEC # MO-220 3. PACKAGE WEIGHT: ~0.05gr 4. DIMENSIONS ARE IN MILLIMETERS Document Number: 001-67568 Rev. *E Figure 1. 48-pin TQFP (7 × 7 × 1.4 mm) A48 SIDE VIEW 0.05 0.025 SEE NOTES CY7C65632, CY7C65634 51-85135 *B BOTTOM VIEW SEE NOTE 1 MLA 10/06/10 BOVS 10/06/10 PACKAGE OUTLINE, 28L QFN 5X5X0.8MM, LT2 001-64621 ** 3 ...

Page 20

... ROM read only memory SIE serial interface engine TQFP thin quad flat pack TT transaction translator USB universal serial bus Document Number: 001-67568 Rev. *E CY7C65632, CY7C65634 Document Conventions Units of Measure Symbol Unit of Measure °C degree Celsius kHz kilohertz k kilo ohm MHz megahertz  ...

Page 21

... DC Electrical Characteristics on page 16 Max. values of R and R DN 08/04/2011 No technical updates. 10/18/2011 Pin diagram of CY7C65634 28-QFN package corrected to reflect pin 20 as NC. SPI_DI and SPI_DO renamed to SPI_MOSI and SPI_MISO respectively for clarity. PWR#[1] of 28-pin package updated to describe the alternate function I2C_SDA. Added Footnote # 3. ...

Page 22

... Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-67568 Rev. *E All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB Revised January 25, 2012 CY7C65632, CY7C65634 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 ...

Related keywords