LCMXO2280C-5FTN256C Lattice, LCMXO2280C-5FTN256C Datasheet - Page 93
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2280C-5FTN256C
Manufacturer Part Number
LCMXO2280C-5FTN256C
Description
CPLD - Complex Programmable Logic Devices 2280 LUTS 211 I/O
Manufacturer
Lattice
Datasheet
1.LCMXO1200C-5TN100C.pdf
(96 pages)
Specifications of LCMXO2280C-5FTN256C
Rohs
yes
Memory Type
SRAM
Number Of Macrocells
1140
Delay Time
3.6 ns
Number Of Programmable I/os
211
Operating Supply Voltage
1.8 V, 2.5 V, 3.3 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Package / Case
CSBGA-132
Mounting Style
SMD/SMT
Factory Pack Quantity
450
Supply Current
23 mA
Supply Voltage - Max
3.465 V
Supply Voltage - Min
1.71 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO2280C-5FTN256C
Manufacturer:
Lattice
Quantity:
30
Company:
Part Number:
LCMXO2280C-5FTN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO2280C-5FTN256C-4I
Manufacturer:
TI
Quantity:
286
www.latticesemi.com
© 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
November 2007
For Further Information
A variety of technical notes for the MachXO family are available on the Lattice web site.
For further information on interface standards refer to the following web sites:
• TN1091,
• TN1089,
• TN1092,
• TN1090,
• TN1086,
• TN1087,
• TN1097,
• AN8066,
• JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
• PCI: www.pcisig.com
MachXO sysIO Usage Guide
MachXO sysCLOCK Design and Usage Guide
Memory Usage Guide for MachXO Devices
Power Estimation and Management for MachXO Devices
MachXO JTAG Programming and Configuration User’s Guide
Minimizing System Interruption During Configuration Using TransFR Technology
MachXO Density Migration
Boundary Scan Testability with Lattice sysIO Capability
6-1
MachXO Family Data Sheet
Supplemental Information
DS1002 Further Information_01.2
Data Sheet DS1002